Unified Coverage Report :: Group Instance : adc_ctrl_filter_cg_0_4

Summary for Variable clk_gate_cp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	1	1	50.00

Automatically Generated Bins for clk_gate_cp

Uncovered bins

NAME	COUNT	AT LEAST	NUMBER	STATUS
[auto[1]]	0	1	1

Covered bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

27509

1

T1

20

T2

1

T3

16

---

Summary for Variable cond_cp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for cond_cp

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[ADC_CTRL_FILTER_COND_IN]

23929

1

T1

20

T3

16

T4

9

auto[ADC_CTRL_FILTER_COND_OUT]

3580

1

T2

1

T6

2

T7

29

---

Summary for Variable en_cp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for en_cp

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

21579

1

T1

20

T2

1

T3

16

auto[1]

5930

1

T5

1

T6

1

T8

25

---

Summary for Variable interrupt_cp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for interrupt_cp

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

23503

1

T1

20

T2

1

T3

16

auto[1]

4006

1

T4

8

T7

15

T10

2

---

Summary for Variable max_v_cp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	12	0	12	100.00

User Defined Bins for max_v_cp

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
maximum	235	1			T7	8		T14	7		T151	1
values[0]	7	1			T168	1		T273	5		T278	1
values[1]	672	1			T6	1		T12	1		T24	15
values[2]	657	1			T9	1		T10	7		T15	7
values[3]	781	1			T6	1		T9	1		T151	11
values[4]	697	1			T2	1		T6	1		T7	21
values[5]	2936	1			T5	1		T8	25		T35	1
values[6]	755	1			T24	7		T127	15		T16	1
values[7]	479	1			T12	14		T127	15		T128	2
values[8]	934	1			T4	9		T15	1		T16	4
values[9]	1033	1			T9	1		T11	1		T24	19
minimum	18323	1			T1	20		T3	16		T6	19

---

Summary for Variable min_v_cp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	12	1	11	91.67

User Defined Bins for min_v_cp

Uncovered bins

NAME	COUNT	AT LEAST	NUMBER	STATUS
maximum	0	1	1

Covered bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
values[0]	552	1			T38	19		T126	19		T139	1
values[1]	725	1			T6	1		T9	2		T10	7
values[2]	854	1			T151	11		T129	13		T48	20
values[3]	3027	1			T2	1		T5	1		T6	1
values[4]	609	1			T24	7		T127	16		T151	11
values[5]	654	1			T127	15		T16	1		T172	9
values[6]	573	1			T12	14		T128	2		T219	20
values[7]	893	1			T4	9		T15	1		T16	4
values[8]	916	1			T7	8		T9	1		T11	1
values[9]	184	1			T14	7		T131	1		T154	11
minimum	18522	1			T1	20		T3	16		T6	20

---

Summary for Variable wakeup_cp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for wakeup_cp

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

23294

1

T1

20

T2

1

T3

16

auto[1]

4215

1

T7

12

T8

23

T24

20

---

Summary for Cross intr_min_v_cond_xp

Samples crossed: interrupt_cp min_v_cp cond_cp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	48	4	44	91.67	4

Automatically Generated Cross Bins for intr_min_v_cond_xp

Element holes

interrupt_cp	min_v_cp	cond_cp	COUNT	AT LEAST	NUMBER	STATUS
*	[maximum]	*	--	--	4

Covered bins

interrupt_cp	min_v_cp	cond_cp	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
auto[0]	values[0]	auto[ADC_CTRL_FILTER_COND_IN]	166	1			T38	5		T126	10		T195	1
auto[0]	values[0]	auto[ADC_CTRL_FILTER_COND_OUT]	143	1			T139	1		T173	1		T40	2
auto[0]	values[1]	auto[ADC_CTRL_FILTER_COND_IN]	205	1			T9	1		T12	1		T15	6
auto[0]	values[1]	auto[ADC_CTRL_FILTER_COND_OUT]	229	1			T6	1		T9	1		T10	5
auto[0]	values[2]	auto[ADC_CTRL_FILTER_COND_IN]	199	1			T151	1		T129	1		T139	1
auto[0]	values[2]	auto[ADC_CTRL_FILTER_COND_OUT]	271	1			T48	18		T133	10		T40	6
auto[0]	values[3]	auto[ADC_CTRL_FILTER_COND_IN]	1659	1			T5	1		T8	25		T35	1
auto[0]	values[3]	auto[ADC_CTRL_FILTER_COND_OUT]	181	1			T2	1		T6	1		T7	11
auto[0]	values[4]	auto[ADC_CTRL_FILTER_COND_IN]	128	1			T127	1		T151	1		T215	5
auto[0]	values[4]	auto[ADC_CTRL_FILTER_COND_OUT]	196	1			T24	2		T127	1		T201	1
auto[0]	values[5]	auto[ADC_CTRL_FILTER_COND_IN]	181	1			T127	1		T16	1		T172	9
auto[0]	values[5]	auto[ADC_CTRL_FILTER_COND_OUT]	217	1			T135	13		T166	1		T140	13
auto[0]	values[6]	auto[ADC_CTRL_FILTER_COND_IN]	198	1			T128	1		T219	10		T132	10
auto[0]	values[6]	auto[ADC_CTRL_FILTER_COND_OUT]	120	1			T12	1		T215	14		T178	1
auto[0]	values[7]	auto[ADC_CTRL_FILTER_COND_IN]	264	1			T4	1		T15	1		T16	2
auto[0]	values[7]	auto[ADC_CTRL_FILTER_COND_OUT]	229	1			T138	8		T54	15		T130	8
auto[0]	values[8]	auto[ADC_CTRL_FILTER_COND_IN]	201	1			T9	1		T16	1		T37	1
auto[0]	values[8]	auto[ADC_CTRL_FILTER_COND_OUT]	313	1			T7	3		T11	1		T24	9
auto[0]	values[9]	auto[ADC_CTRL_FILTER_COND_IN]	55	1			T14	5		T131	1		T154	1
auto[0]	values[9]	auto[ADC_CTRL_FILTER_COND_OUT]	66	1			T275	1		T243	8		T276	13
auto[0]	minimum	auto[ADC_CTRL_FILTER_COND_IN]	18230	1			T1	20		T3	16		T6	20
auto[0]	minimum	auto[ADC_CTRL_FILTER_COND_OUT]	52	1			T15	1		T244	1		T246	7
auto[1]	values[0]	auto[ADC_CTRL_FILTER_COND_IN]	154	1			T38	14		T126	9		T237	9
auto[1]	values[0]	auto[ADC_CTRL_FILTER_COND_OUT]	89	1			T245	3		T155	3		T233	8
auto[1]	values[1]	auto[ADC_CTRL_FILTER_COND_IN]	112	1			T15	1		T54	4		T37	3
auto[1]	values[1]	auto[ADC_CTRL_FILTER_COND_OUT]	179	1			T10	2		T129	6		T135	13
auto[1]	values[2]	auto[ADC_CTRL_FILTER_COND_IN]	182	1			T151	10		T129	12		T136	9
auto[1]	values[2]	auto[ADC_CTRL_FILTER_COND_OUT]	202	1			T48	2		T133	9		T40	3
auto[1]	values[3]	auto[ADC_CTRL_FILTER_COND_IN]	1013	1			T26	22		T149	14		T159	20
auto[1]	values[3]	auto[ADC_CTRL_FILTER_COND_OUT]	174	1			T7	10		T128	23		T43	1
auto[1]	values[4]	auto[ADC_CTRL_FILTER_COND_IN]	130	1			T151	10		T223	1		T147	10
auto[1]	values[4]	auto[ADC_CTRL_FILTER_COND_OUT]	155	1			T24	5		T127	14		T201	10
auto[1]	values[5]	auto[ADC_CTRL_FILTER_COND_IN]	115	1			T127	14		T44	1		T155	9
auto[1]	values[5]	auto[ADC_CTRL_FILTER_COND_OUT]	141	1			T135	13		T153	7		T223	3
auto[1]	values[6]	auto[ADC_CTRL_FILTER_COND_IN]	134	1			T128	1		T219	10		T147	4
auto[1]	values[6]	auto[ADC_CTRL_FILTER_COND_OUT]	121	1			T12	13		T178	1		T222	11
auto[1]	values[7]	auto[ADC_CTRL_FILTER_COND_IN]	211	1			T4	8		T16	2		T54	5
auto[1]	values[7]	auto[ADC_CTRL_FILTER_COND_OUT]	189	1			T54	13		T136	9		T226	9
auto[1]	values[8]	auto[ADC_CTRL_FILTER_COND_IN]	165	1			T16	1		T37	2		T219	10
auto[1]	values[8]	auto[ADC_CTRL_FILTER_COND_OUT]	237	1			T7	5		T24	10		T28	4
auto[1]	values[9]	auto[ADC_CTRL_FILTER_COND_IN]	35	1			T14	2		T154	10		T174	2
auto[1]	values[9]	auto[ADC_CTRL_FILTER_COND_OUT]	28	1			T243	7		T276	8		T239	5
auto[1]	minimum	auto[ADC_CTRL_FILTER_COND_IN]	192	1			T14	3		T24	3		T15	6
auto[1]	minimum	auto[ADC_CTRL_FILTER_COND_OUT]	48	1			T246	11		T169	3		T274	1

---

Summary for Cross intr_max_v_cond_xp

Samples crossed: interrupt_cp max_v_cp cond_cp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	48	4	44	91.67	4

Automatically Generated Cross Bins for intr_max_v_cond_xp

Element holes

interrupt_cp	max_v_cp	cond_cp	COUNT	AT LEAST	NUMBER	STATUS
[auto[1]]	[values[0]]	*	--	--	2

Uncovered bins

interrupt_cp	max_v_cp	cond_cp	COUNT	AT LEAST	NUMBER	STATUS
[auto[0]]	[minimum]	[auto[ADC_CTRL_FILTER_COND_OUT]]	0	1	1
[auto[1]]	[minimum]	[auto[ADC_CTRL_FILTER_COND_OUT]]	0	1	1

Covered bins

interrupt_cp	max_v_cp	cond_cp	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
auto[0]	maximum	auto[ADC_CTRL_FILTER_COND_IN]	60	1			T14	5		T151	1		T131	1
auto[0]	maximum	auto[ADC_CTRL_FILTER_COND_OUT]	93	1			T7	3		T130	4		T258	11
auto[0]	values[0]	auto[ADC_CTRL_FILTER_COND_IN]	6	1			T273	5		T278	1		-	-
auto[0]	values[0]	auto[ADC_CTRL_FILTER_COND_OUT]	1	1			T168	1		-	-		-	-
auto[0]	values[1]	auto[ADC_CTRL_FILTER_COND_IN]	195	1			T6	1		T12	1		T24	12
auto[0]	values[1]	auto[ADC_CTRL_FILTER_COND_OUT]	175	1			T15	1		T139	1		T173	1
auto[0]	values[2]	auto[ADC_CTRL_FILTER_COND_IN]	182	1			T9	1		T15	6		T54	3
auto[0]	values[2]	auto[ADC_CTRL_FILTER_COND_OUT]	193	1			T10	5		T129	1		T135	13
auto[0]	values[3]	auto[ADC_CTRL_FILTER_COND_IN]	202	1			T151	1		T129	1		T139	1
auto[0]	values[3]	auto[ADC_CTRL_FILTER_COND_OUT]	231	1			T6	1		T9	1		T186	1
auto[0]	values[4]	auto[ADC_CTRL_FILTER_COND_IN]	128	1			T139	1		T257	3		T194	1
auto[0]	values[4]	auto[ADC_CTRL_FILTER_COND_OUT]	236	1			T2	1		T6	1		T7	11
auto[0]	values[5]	auto[ADC_CTRL_FILTER_COND_IN]	1650	1			T5	1		T8	25		T35	1
auto[0]	values[5]	auto[ADC_CTRL_FILTER_COND_OUT]	163	1			T201	1		T140	3		T153	1
auto[0]	values[6]	auto[ADC_CTRL_FILTER_COND_IN]	215	1			T16	1		T151	1		T172	9
auto[0]	values[6]	auto[ADC_CTRL_FILTER_COND_OUT]	234	1			T24	2		T127	1		T135	13
auto[0]	values[7]	auto[ADC_CTRL_FILTER_COND_IN]	110	1			T127	1		T128	1		T219	10
auto[0]	values[7]	auto[ADC_CTRL_FILTER_COND_OUT]	152	1			T12	1		T215	14		T178	1
auto[0]	values[8]	auto[ADC_CTRL_FILTER_COND_IN]	304	1			T4	1		T15	1		T16	2
auto[0]	values[8]	auto[ADC_CTRL_FILTER_COND_OUT]	218	1			T138	8		T54	15		T136	11
auto[0]	values[9]	auto[ADC_CTRL_FILTER_COND_IN]	253	1			T9	1		T16	1		T37	1
auto[0]	values[9]	auto[ADC_CTRL_FILTER_COND_OUT]	321	1			T11	1		T24	9		T28	11
auto[0]	minimum	auto[ADC_CTRL_FILTER_COND_IN]	18181	1			T1	20		T3	16		T6	19
auto[1]	maximum	auto[ADC_CTRL_FILTER_COND_IN]	26	1			T14	2		T154	10		T84	7
auto[1]	maximum	auto[ADC_CTRL_FILTER_COND_OUT]	56	1			T7	5		T243	7		T316	12
auto[1]	values[1]	auto[ADC_CTRL_FILTER_COND_IN]	181	1			T24	3		T38	14		T237	9
auto[1]	values[1]	auto[ADC_CTRL_FILTER_COND_OUT]	121	1			T245	3		T233	18		T246	11
auto[1]	values[2]	auto[ADC_CTRL_FILTER_COND_IN]	118	1			T15	1		T54	4		T37	3
auto[1]	values[2]	auto[ADC_CTRL_FILTER_COND_OUT]	164	1			T10	2		T129	6		T135	13
auto[1]	values[3]	auto[ADC_CTRL_FILTER_COND_IN]	159	1			T151	10		T129	12		T136	9
auto[1]	values[3]	auto[ADC_CTRL_FILTER_COND_OUT]	189	1			T78	25		T82	14		T196	9
auto[1]	values[4]	auto[ADC_CTRL_FILTER_COND_IN]	140	1			T152	2		T165	9		T221	1
auto[1]	values[4]	auto[ADC_CTRL_FILTER_COND_OUT]	193	1			T7	10		T128	23		T48	2
auto[1]	values[5]	auto[ADC_CTRL_FILTER_COND_IN]	1000	1			T26	22		T149	14		T159	20
auto[1]	values[5]	auto[ADC_CTRL_FILTER_COND_OUT]	123	1			T201	10		T153	1		T230	15
auto[1]	values[6]	auto[ADC_CTRL_FILTER_COND_IN]	123	1			T151	10		T44	1		T155	9
auto[1]	values[6]	auto[ADC_CTRL_FILTER_COND_OUT]	183	1			T24	5		T127	14		T135	13
auto[1]	values[7]	auto[ADC_CTRL_FILTER_COND_IN]	107	1			T127	14		T128	1		T219	10
auto[1]	values[7]	auto[ADC_CTRL_FILTER_COND_OUT]	110	1			T12	13		T178	1		T223	1
auto[1]	values[8]	auto[ADC_CTRL_FILTER_COND_IN]	231	1			T4	8		T16	2		T54	5
auto[1]	values[8]	auto[ADC_CTRL_FILTER_COND_OUT]	181	1			T54	13		T136	9		T226	9
auto[1]	values[9]	auto[ADC_CTRL_FILTER_COND_IN]	216	1			T16	1		T37	2		T219	10
auto[1]	values[9]	auto[ADC_CTRL_FILTER_COND_OUT]	243	1			T24	10		T28	4		T218	7
auto[1]	minimum	auto[ADC_CTRL_FILTER_COND_IN]	142	1			T14	3		T15	6		T16	3

---

Summary for Cross wakeup_min_v_cond_xp

Samples crossed: wakeup_cp min_v_cp cond_cp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	48	4	44	91.67	4

Automatically Generated Cross Bins for wakeup_min_v_cond_xp

Element holes

wakeup_cp	min_v_cp	cond_cp	COUNT	AT LEAST	NUMBER	STATUS
*	[maximum]	*	--	--	4

Covered bins

wakeup_cp	min_v_cp	cond_cp	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
auto[0]	values[0]	auto[ADC_CTRL_FILTER_COND_IN]	187	1			T38	18		T126	10		T195	1
auto[0]	values[0]	auto[ADC_CTRL_FILTER_COND_OUT]	119	1			T139	1		T173	1		T40	2
auto[0]	values[1]	auto[ADC_CTRL_FILTER_COND_IN]	159	1			T9	1		T12	1		T15	6
auto[0]	values[1]	auto[ADC_CTRL_FILTER_COND_OUT]	232	1			T6	1		T9	1		T10	7
auto[0]	values[2]	auto[ADC_CTRL_FILTER_COND_IN]	237	1			T151	11		T129	13		T139	1
auto[0]	values[2]	auto[ADC_CTRL_FILTER_COND_OUT]	243	1			T48	3		T133	10		T40	5
auto[0]	values[3]	auto[ADC_CTRL_FILTER_COND_IN]	1364	1			T5	1		T8	2		T35	1
auto[0]	values[3]	auto[ADC_CTRL_FILTER_COND_OUT]	217	1			T2	1		T6	1		T7	11
auto[0]	values[4]	auto[ADC_CTRL_FILTER_COND_IN]	167	1			T127	1		T151	11		T215	1
auto[0]	values[4]	auto[ADC_CTRL_FILTER_COND_OUT]	193	1			T24	6		T127	15		T201	11
auto[0]	values[5]	auto[ADC_CTRL_FILTER_COND_IN]	155	1			T127	15		T16	1		T172	1
auto[0]	values[5]	auto[ADC_CTRL_FILTER_COND_OUT]	174	1			T135	14		T166	1		T140	1
auto[0]	values[6]	auto[ADC_CTRL_FILTER_COND_IN]	174	1			T128	2		T219	11		T132	1
auto[0]	values[6]	auto[ADC_CTRL_FILTER_COND_OUT]	149	1			T12	14		T215	1		T178	2
auto[0]	values[7]	auto[ADC_CTRL_FILTER_COND_IN]	254	1			T4	9		T15	1		T16	4
auto[0]	values[7]	auto[ADC_CTRL_FILTER_COND_OUT]	225	1			T138	1		T54	14		T130	1
auto[0]	values[8]	auto[ADC_CTRL_FILTER_COND_IN]	219	1			T9	1		T16	2		T37	3
auto[0]	values[8]	auto[ADC_CTRL_FILTER_COND_OUT]	291	1			T7	6		T11	1		T24	11
auto[0]	values[9]	auto[ADC_CTRL_FILTER_COND_IN]	47	1			T14	7		T131	1		T154	11
auto[0]	values[9]	auto[ADC_CTRL_FILTER_COND_OUT]	38	1			T275	1		T243	8		T276	9
auto[0]	minimum	auto[ADC_CTRL_FILTER_COND_IN]	18386	1			T1	20		T3	16		T6	20
auto[0]	minimum	auto[ADC_CTRL_FILTER_COND_OUT]	64	1			T15	1		T244	1		T246	12
auto[1]	values[0]	auto[ADC_CTRL_FILTER_COND_IN]	133	1			T38	1		T126	9		T233	7
auto[1]	values[0]	auto[ADC_CTRL_FILTER_COND_OUT]	113	1			T245	6		T155	3		T233	7
auto[1]	values[1]	auto[ADC_CTRL_FILTER_COND_IN]	158	1			T15	1		T54	2		T132	22
auto[1]	values[1]	auto[ADC_CTRL_FILTER_COND_OUT]	176	1			T135	12		T252	6		T156	9
auto[1]	values[2]	auto[ADC_CTRL_FILTER_COND_IN]	144	1			T136	2		T201	11		T17	9
auto[1]	values[2]	auto[ADC_CTRL_FILTER_COND_OUT]	230	1			T48	17		T133	9		T40	4
auto[1]	values[3]	auto[ADC_CTRL_FILTER_COND_IN]	1308	1			T8	23		T29	24		T45	30
auto[1]	values[3]	auto[ADC_CTRL_FILTER_COND_OUT]	138	1			T7	10		T128	19		T141	10
auto[1]	values[4]	auto[ADC_CTRL_FILTER_COND_IN]	91	1			T215	4		T196	3		T221	3
auto[1]	values[4]	auto[ADC_CTRL_FILTER_COND_OUT]	158	1			T24	1		T140	2		T147	8
auto[1]	values[5]	auto[ADC_CTRL_FILTER_COND_IN]	141	1			T172	8		T132	16		T140	14
auto[1]	values[5]	auto[ADC_CTRL_FILTER_COND_OUT]	184	1			T135	12		T140	12		T216	17
auto[1]	values[6]	auto[ADC_CTRL_FILTER_COND_IN]	158	1			T219	9		T132	9		T147	9
auto[1]	values[6]	auto[ADC_CTRL_FILTER_COND_OUT]	92	1			T215	13		T252	13		T222	12
auto[1]	values[7]	auto[ADC_CTRL_FILTER_COND_IN]	221	1			T54	10		T152	16		T253	10
auto[1]	values[7]	auto[ADC_CTRL_FILTER_COND_OUT]	193	1			T138	7		T54	14		T130	7
auto[1]	values[8]	auto[ADC_CTRL_FILTER_COND_IN]	147	1			T219	12		T84	8		T236	8
auto[1]	values[8]	auto[ADC_CTRL_FILTER_COND_OUT]	259	1			T7	2		T24	8		T28	10
auto[1]	values[9]	auto[ADC_CTRL_FILTER_COND_IN]	43	1			T280	10		T174	9		T281	7
auto[1]	values[9]	auto[ADC_CTRL_FILTER_COND_OUT]	56	1			T243	7		T276	12		T282	3
auto[1]	minimum	auto[ADC_CTRL_FILTER_COND_IN]	36	1			T24	11		T317	1		T318	11
auto[1]	minimum	auto[ADC_CTRL_FILTER_COND_OUT]	36	1			T246	6		T316	11		T319	14

---

Summary for Cross wakeup_max_v_cond_xp

Samples crossed: wakeup_cp max_v_cp cond_cp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	48	4	44	91.67	4

Automatically Generated Cross Bins for wakeup_max_v_cond_xp

Element holes

wakeup_cp	max_v_cp	cond_cp	COUNT	AT LEAST	NUMBER	STATUS
[auto[1]]	[minimum]	*	--	--	2

Uncovered bins

wakeup_cp	max_v_cp	cond_cp	COUNT	AT LEAST	NUMBER	STATUS
[auto[0]]	[minimum]	[auto[ADC_CTRL_FILTER_COND_OUT]]	0	1	1
[auto[1]]	[values[0]]	[auto[ADC_CTRL_FILTER_COND_OUT]]	0	1	1

Covered bins

wakeup_cp	max_v_cp	cond_cp	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
auto[0]	maximum	auto[ADC_CTRL_FILTER_COND_IN]	52	1			T14	7		T151	1		T131	1
auto[0]	maximum	auto[ADC_CTRL_FILTER_COND_OUT]	72	1			T7	6		T130	1		T258	1
auto[0]	values[0]	auto[ADC_CTRL_FILTER_COND_IN]	2	1			T273	1		T278	1		-	-
auto[0]	values[0]	auto[ADC_CTRL_FILTER_COND_OUT]	1	1			T168	1		-	-		-	-
auto[0]	values[1]	auto[ADC_CTRL_FILTER_COND_IN]	221	1			T6	1		T12	1		T24	4
auto[0]	values[1]	auto[ADC_CTRL_FILTER_COND_OUT]	157	1			T15	1		T139	1		T173	1
auto[0]	values[2]	auto[ADC_CTRL_FILTER_COND_IN]	162	1			T9	1		T15	6		T54	5
auto[0]	values[2]	auto[ADC_CTRL_FILTER_COND_OUT]	217	1			T10	7		T129	7		T135	14
auto[0]	values[3]	auto[ADC_CTRL_FILTER_COND_IN]	215	1			T151	11		T129	13		T139	1
auto[0]	values[3]	auto[ADC_CTRL_FILTER_COND_OUT]	225	1			T6	1		T9	1		T186	1
auto[0]	values[4]	auto[ADC_CTRL_FILTER_COND_IN]	171	1			T139	1		T257	1		T194	1
auto[0]	values[4]	auto[ADC_CTRL_FILTER_COND_OUT]	241	1			T2	1		T6	1		T7	11
auto[0]	values[5]	auto[ADC_CTRL_FILTER_COND_IN]	1351	1			T5	1		T8	2		T35	1
auto[0]	values[5]	auto[ADC_CTRL_FILTER_COND_OUT]	158	1			T201	11		T140	1		T153	2
auto[0]	values[6]	auto[ADC_CTRL_FILTER_COND_IN]	168	1			T16	1		T151	11		T172	1
auto[0]	values[6]	auto[ADC_CTRL_FILTER_COND_OUT]	223	1			T24	6		T127	15		T135	14
auto[0]	values[7]	auto[ADC_CTRL_FILTER_COND_IN]	136	1			T127	15		T128	2		T219	11
auto[0]	values[7]	auto[ADC_CTRL_FILTER_COND_OUT]	136	1			T12	14		T215	1		T178	2
auto[0]	values[8]	auto[ADC_CTRL_FILTER_COND_IN]	281	1			T4	9		T15	1		T16	4
auto[0]	values[8]	auto[ADC_CTRL_FILTER_COND_OUT]	216	1			T138	1		T54	14		T136	10
auto[0]	values[9]	auto[ADC_CTRL_FILTER_COND_IN]	267	1			T9	1		T16	2		T37	3
auto[0]	values[9]	auto[ADC_CTRL_FILTER_COND_OUT]	299	1			T11	1		T24	11		T28	5
auto[0]	minimum	auto[ADC_CTRL_FILTER_COND_IN]	18323	1			T1	20		T3	16		T6	19
auto[1]	maximum	auto[ADC_CTRL_FILTER_COND_IN]	34	1			T84	8		T20	6		T320	6
auto[1]	maximum	auto[ADC_CTRL_FILTER_COND_OUT]	77	1			T7	2		T130	3		T258	10
auto[1]	values[0]	auto[ADC_CTRL_FILTER_COND_IN]	4	1			T273	4		-	-		-	-
auto[1]	values[1]	auto[ADC_CTRL_FILTER_COND_IN]	155	1			T24	11		T38	1		T132	22
auto[1]	values[1]	auto[ADC_CTRL_FILTER_COND_OUT]	139	1			T245	6		T233	23		T246	6
auto[1]	values[2]	auto[ADC_CTRL_FILTER_COND_IN]	138	1			T15	1		T54	2		T126	9
auto[1]	values[2]	auto[ADC_CTRL_FILTER_COND_OUT]	140	1			T135	12		T252	6		T155	3
auto[1]	values[3]	auto[ADC_CTRL_FILTER_COND_IN]	146	1			T136	2		T201	11		T17	9
auto[1]	values[3]	auto[ADC_CTRL_FILTER_COND_OUT]	195	1			T217	9		T82	16		T196	10
auto[1]	values[4]	auto[ADC_CTRL_FILTER_COND_IN]	97	1			T257	2		T152	4		T254	10
auto[1]	values[4]	auto[ADC_CTRL_FILTER_COND_OUT]	188	1			T7	10		T128	19		T48	17
auto[1]	values[5]	auto[ADC_CTRL_FILTER_COND_IN]	1299	1			T8	23		T29	24		T45	30
auto[1]	values[5]	auto[ADC_CTRL_FILTER_COND_OUT]	128	1			T140	2		T213	10		T270	8
auto[1]	values[6]	auto[ADC_CTRL_FILTER_COND_IN]	170	1			T172	8		T132	16		T140	14
auto[1]	values[6]	auto[ADC_CTRL_FILTER_COND_OUT]	194	1			T24	1		T135	12		T140	12
auto[1]	values[7]	auto[ADC_CTRL_FILTER_COND_IN]	81	1			T219	9		T147	9		T321	7
auto[1]	values[7]	auto[ADC_CTRL_FILTER_COND_OUT]	126	1			T215	13		T166	13		T216	17
auto[1]	values[8]	auto[ADC_CTRL_FILTER_COND_IN]	254	1			T54	10		T132	9		T152	16
auto[1]	values[8]	auto[ADC_CTRL_FILTER_COND_OUT]	183	1			T138	7		T54	14		T136	10
auto[1]	values[9]	auto[ADC_CTRL_FILTER_COND_IN]	202	1			T219	12		T217	16		T236	8
auto[1]	values[9]	auto[ADC_CTRL_FILTER_COND_OUT]	265	1			T24	8		T28	10		T130	7

---

Summary for Cross wakeup_gated_xp

Samples crossed: wakeup_cp clk_gate_cp

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	4	2	2	50.00	2

Automatically Generated Cross Bins for wakeup_gated_xp

Element holes

wakeup_cp	clk_gate_cp	COUNT	AT LEAST	NUMBER	STATUS
*	[auto[1]]	--	--	2

Covered bins

wakeup_cp

clk_gate_cp

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

auto[0]

23294

1

T1

20

T2

1

T3

16

auto[1]

auto[0]

4215

1

T7

12

T8

23

T24

20