Group : cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=1}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=1}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv



Summary for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=1}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 6 0 6 100.00
Crosses 8 0 8 100.00


Variables for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=1}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr_pin 2 0 2 100.00 100 1 1 0
cp_intr_pin_value 4 0 4 100.00 100 1 1 0


Crosses for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=1}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cp_intr_pins_all_values 8 0 8 100.00 100 1 1 0


Summary for Variable cp_intr_pin

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for cp_intr_pin

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
all_pins[0] 3319 1 T1 31 T2 3 T3 4
all_pins[1] 3319 1 T1 31 T2 3 T3 4



Summary for Variable cp_intr_pin_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 0 4 100.00


User Defined Bins for cp_intr_pin_value

Bins
NAMECOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
values[0x0] 4575 1 T1 43 T2 5 T3 4
values[0x1] 2063 1 T1 19 T2 1 T3 4
transitions[0x0=>0x1] 1592 1 T1 17 T2 1 T3 3
transitions[0x1=>0x0] 1534 1 T1 17 T2 1 T3 2



Summary for Cross cp_intr_pins_all_values

Samples crossed: cp_intr_pin cp_intr_pin_value
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 8 0 8 100.00


Automatically Generated Cross Bins for cp_intr_pins_all_values

Bins
cp_intr_pincp_intr_pin_valueCOUNTAT LEASTTESTCOUNTTESTCOUNTTESTCOUNT
all_pins[0] values[0x0] 2632 1 T1 27 T2 3 T3 2
all_pins[0] values[0x1] 687 1 T1 4 T3 2 T5 9
all_pins[0] transitions[0x0=>0x1] 372 1 T1 2 T3 1 T5 5
all_pins[0] transitions[0x1=>0x0] 1061 1 T1 13 T2 1 T3 1
all_pins[1] values[0x0] 1943 1 T1 16 T2 2 T3 2
all_pins[1] values[0x1] 1376 1 T1 15 T2 1 T3 2
all_pins[1] transitions[0x0=>0x1] 1220 1 T1 15 T2 1 T3 2
all_pins[1] transitions[0x1=>0x0] 473 1 T1 4 T3 1 T5 7

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%