Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.52 99.15 95.84 100.00 100.00 98.81 97.01 98.80


Total test records in report: 1010
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T806 /workspace/coverage/default/35.clkmgr_clk_handshake_intersig_mubi.3376914162 Feb 18 01:36:20 PM PST 24 Feb 18 01:36:42 PM PST 24 60594055 ps
T807 /workspace/coverage/default/1.clkmgr_trans.2911923706 Feb 18 01:32:33 PM PST 24 Feb 18 01:32:35 PM PST 24 19050996 ps
T808 /workspace/coverage/default/20.clkmgr_peri.3926193785 Feb 18 01:35:08 PM PST 24 Feb 18 01:35:11 PM PST 24 17871954 ps
T809 /workspace/coverage/default/0.clkmgr_trans.1539745769 Feb 18 01:32:30 PM PST 24 Feb 18 01:32:31 PM PST 24 26603958 ps
T810 /workspace/coverage/default/39.clkmgr_extclk.1784879300 Feb 18 01:36:41 PM PST 24 Feb 18 01:37:09 PM PST 24 18784636 ps
T811 /workspace/coverage/default/17.clkmgr_lc_clk_byp_req_intersig_mubi.2823708651 Feb 18 01:34:42 PM PST 24 Feb 18 01:34:50 PM PST 24 72995256 ps
T812 /workspace/coverage/default/39.clkmgr_div_intersig_mubi.2445656735 Feb 18 01:36:48 PM PST 24 Feb 18 01:37:20 PM PST 24 41137898 ps
T813 /workspace/coverage/default/41.clkmgr_regwen.2021127089 Feb 18 01:37:02 PM PST 24 Feb 18 01:37:41 PM PST 24 851971563 ps
T814 /workspace/coverage/default/8.clkmgr_clk_handshake_intersig_mubi.1796319725 Feb 18 01:33:23 PM PST 24 Feb 18 01:33:31 PM PST 24 19121619 ps
T815 /workspace/coverage/default/49.clkmgr_idle_intersig_mubi.928896635 Feb 18 01:37:46 PM PST 24 Feb 18 01:38:32 PM PST 24 172410969 ps
T816 /workspace/coverage/default/46.clkmgr_extclk.1144829553 Feb 18 01:37:22 PM PST 24 Feb 18 01:38:05 PM PST 24 49172188 ps
T817 /workspace/coverage/default/33.clkmgr_clk_handshake_intersig_mubi.3527321733 Feb 18 01:36:19 PM PST 24 Feb 18 01:36:41 PM PST 24 52194692 ps
T818 /workspace/coverage/default/31.clkmgr_clk_status.687181637 Feb 18 01:36:03 PM PST 24 Feb 18 01:36:22 PM PST 24 142322813 ps
T819 /workspace/coverage/default/38.clkmgr_alert_test.2691524144 Feb 18 01:36:39 PM PST 24 Feb 18 01:37:07 PM PST 24 62318943 ps
T820 /workspace/coverage/default/43.clkmgr_stress_all.4268437390 Feb 18 01:37:13 PM PST 24 Feb 18 01:38:03 PM PST 24 2038324266 ps
T821 /workspace/coverage/default/30.clkmgr_lc_ctrl_intersig_mubi.2504444529 Feb 18 01:35:51 PM PST 24 Feb 18 01:36:08 PM PST 24 18160671 ps
T822 /workspace/coverage/default/18.clkmgr_clk_status.3692621445 Feb 18 01:34:45 PM PST 24 Feb 18 01:34:53 PM PST 24 138360213 ps
T823 /workspace/coverage/default/1.clkmgr_idle_intersig_mubi.1901799049 Feb 18 01:32:34 PM PST 24 Feb 18 01:32:37 PM PST 24 96819920 ps
T824 /workspace/coverage/default/15.clkmgr_div_intersig_mubi.3805299857 Feb 18 01:34:28 PM PST 24 Feb 18 01:34:41 PM PST 24 31869658 ps
T47 /workspace/coverage/default/3.clkmgr_sec_cm.3326976941 Feb 18 01:32:54 PM PST 24 Feb 18 01:32:58 PM PST 24 155488297 ps
T825 /workspace/coverage/default/36.clkmgr_stress_all_with_rand_reset.1402735521 Feb 18 01:36:26 PM PST 24 Feb 18 01:39:46 PM PST 24 21138981629 ps
T826 /workspace/coverage/default/29.clkmgr_trans.175153038 Feb 18 01:35:51 PM PST 24 Feb 18 01:36:09 PM PST 24 49324253 ps
T827 /workspace/coverage/default/29.clkmgr_peri.1149204671 Feb 18 01:35:44 PM PST 24 Feb 18 01:35:58 PM PST 24 39787341 ps
T828 /workspace/coverage/default/41.clkmgr_trans.4048876140 Feb 18 01:36:56 PM PST 24 Feb 18 01:37:30 PM PST 24 123232934 ps
T829 /workspace/coverage/default/19.clkmgr_frequency.614445375 Feb 18 01:34:56 PM PST 24 Feb 18 01:35:09 PM PST 24 1155085062 ps
T830 /workspace/coverage/default/46.clkmgr_alert_test.3611813365 Feb 18 01:37:27 PM PST 24 Feb 18 01:38:13 PM PST 24 83130209 ps
T831 /workspace/coverage/default/33.clkmgr_regwen.1152802556 Feb 18 01:36:20 PM PST 24 Feb 18 01:36:45 PM PST 24 1405674552 ps
T832 /workspace/coverage/default/33.clkmgr_idle_intersig_mubi.56426240 Feb 18 01:36:14 PM PST 24 Feb 18 01:36:34 PM PST 24 47181084 ps
T833 /workspace/coverage/default/7.clkmgr_peri.1473525334 Feb 18 01:33:19 PM PST 24 Feb 18 01:33:27 PM PST 24 29455702 ps
T834 /workspace/coverage/default/13.clkmgr_stress_all_with_rand_reset.1487283152 Feb 18 01:34:14 PM PST 24 Feb 18 01:50:27 PM PST 24 145250506381 ps
T835 /workspace/coverage/default/3.clkmgr_lc_clk_byp_req_intersig_mubi.4154297890 Feb 18 01:32:55 PM PST 24 Feb 18 01:32:57 PM PST 24 41013355 ps
T836 /workspace/coverage/default/42.clkmgr_clk_handshake_intersig_mubi.195939497 Feb 18 01:37:08 PM PST 24 Feb 18 01:37:45 PM PST 24 28330179 ps
T837 /workspace/coverage/default/5.clkmgr_alert_test.1838839689 Feb 18 01:33:17 PM PST 24 Feb 18 01:33:25 PM PST 24 43805191 ps
T838 /workspace/coverage/default/31.clkmgr_smoke.970230580 Feb 18 01:36:06 PM PST 24 Feb 18 01:36:26 PM PST 24 35435803 ps
T839 /workspace/coverage/default/0.clkmgr_clk_status.164248371 Feb 18 01:32:25 PM PST 24 Feb 18 01:32:28 PM PST 24 41361623 ps
T840 /workspace/coverage/default/4.clkmgr_stress_all_with_rand_reset.4293334685 Feb 18 01:33:11 PM PST 24 Feb 18 01:41:01 PM PST 24 77444814073 ps
T841 /workspace/coverage/default/42.clkmgr_frequency_timeout.2307943494 Feb 18 01:37:07 PM PST 24 Feb 18 01:37:46 PM PST 24 532634666 ps
T842 /workspace/coverage/default/14.clkmgr_stress_all_with_rand_reset.3204106595 Feb 18 01:34:20 PM PST 24 Feb 18 01:38:13 PM PST 24 28053348155 ps
T843 /workspace/coverage/default/49.clkmgr_clk_handshake_intersig_mubi.1652262217 Feb 18 01:37:48 PM PST 24 Feb 18 01:38:37 PM PST 24 20536736 ps
T844 /workspace/coverage/default/44.clkmgr_peri.229523543 Feb 18 01:37:13 PM PST 24 Feb 18 01:37:52 PM PST 24 33845679 ps
T845 /workspace/coverage/default/33.clkmgr_extclk.908837899 Feb 18 01:36:18 PM PST 24 Feb 18 01:36:39 PM PST 24 101057725 ps
T846 /workspace/coverage/default/11.clkmgr_smoke.2307824176 Feb 18 01:33:53 PM PST 24 Feb 18 01:33:57 PM PST 24 57400950 ps
T847 /workspace/coverage/default/17.clkmgr_smoke.204163105 Feb 18 01:34:48 PM PST 24 Feb 18 01:34:56 PM PST 24 21885322 ps
T848 /workspace/coverage/default/37.clkmgr_smoke.2257849624 Feb 18 01:36:30 PM PST 24 Feb 18 01:36:51 PM PST 24 74799789 ps
T849 /workspace/coverage/default/39.clkmgr_stress_all_with_rand_reset.690144321 Feb 18 01:36:47 PM PST 24 Feb 18 01:39:54 PM PST 24 10926946493 ps
T850 /workspace/coverage/default/39.clkmgr_lc_clk_byp_req_intersig_mubi.791977669 Feb 18 01:36:47 PM PST 24 Feb 18 01:37:18 PM PST 24 15739403 ps
T851 /workspace/coverage/default/34.clkmgr_alert_test.383199146 Feb 18 01:36:19 PM PST 24 Feb 18 01:36:40 PM PST 24 20264108 ps
T852 /workspace/coverage/default/22.clkmgr_div_intersig_mubi.1608889324 Feb 18 01:35:15 PM PST 24 Feb 18 01:35:19 PM PST 24 45168713 ps
T853 /workspace/coverage/default/19.clkmgr_div_intersig_mubi.1937153686 Feb 18 01:34:56 PM PST 24 Feb 18 01:35:01 PM PST 24 74755317 ps
T854 /workspace/coverage/default/31.clkmgr_peri.3960495134 Feb 18 01:36:01 PM PST 24 Feb 18 01:36:20 PM PST 24 54205590 ps
T855 /workspace/coverage/default/16.clkmgr_clk_status.3986555207 Feb 18 01:34:38 PM PST 24 Feb 18 01:34:48 PM PST 24 116870785 ps
T856 /workspace/coverage/default/48.clkmgr_regwen.2857040428 Feb 18 01:37:42 PM PST 24 Feb 18 01:38:29 PM PST 24 416837722 ps
T857 /workspace/coverage/default/9.clkmgr_extclk.1539458674 Feb 18 01:33:31 PM PST 24 Feb 18 01:33:36 PM PST 24 112899800 ps
T858 /workspace/coverage/default/11.clkmgr_stress_all.803445364 Feb 18 01:34:06 PM PST 24 Feb 18 01:34:32 PM PST 24 4131076947 ps
T859 /workspace/coverage/default/22.clkmgr_smoke.482973762 Feb 18 01:35:15 PM PST 24 Feb 18 01:35:19 PM PST 24 17284873 ps
T860 /workspace/coverage/cover_reg_top/0.clkmgr_tl_errors.1177112099 Feb 18 12:33:57 PM PST 24 Feb 18 12:34:02 PM PST 24 295104883 ps
T861 /workspace/coverage/cover_reg_top/32.clkmgr_intr_test.3629910708 Feb 18 12:35:34 PM PST 24 Feb 18 12:35:37 PM PST 24 17174388 ps
T97 /workspace/coverage/cover_reg_top/9.clkmgr_csr_mem_rw_with_rand_reset.1732360507 Feb 18 12:34:18 PM PST 24 Feb 18 12:34:25 PM PST 24 86746984 ps
T76 /workspace/coverage/cover_reg_top/6.clkmgr_csr_rw.1608829030 Feb 18 12:34:13 PM PST 24 Feb 18 12:34:15 PM PST 24 20742530 ps
T862 /workspace/coverage/cover_reg_top/28.clkmgr_intr_test.184378686 Feb 18 12:34:30 PM PST 24 Feb 18 12:34:39 PM PST 24 13962243 ps
T863 /workspace/coverage/cover_reg_top/16.clkmgr_tl_errors.1779258016 Feb 18 12:34:20 PM PST 24 Feb 18 12:34:27 PM PST 24 173119206 ps
T864 /workspace/coverage/cover_reg_top/42.clkmgr_intr_test.3251794666 Feb 18 12:38:29 PM PST 24 Feb 18 12:38:32 PM PST 24 37503711 ps
T77 /workspace/coverage/cover_reg_top/14.clkmgr_csr_rw.1077287929 Feb 18 12:34:27 PM PST 24 Feb 18 12:34:36 PM PST 24 16282774 ps
T865 /workspace/coverage/cover_reg_top/7.clkmgr_intr_test.3497216003 Feb 18 12:34:13 PM PST 24 Feb 18 12:34:15 PM PST 24 55485543 ps
T866 /workspace/coverage/cover_reg_top/12.clkmgr_tl_errors.4041288608 Feb 18 12:34:21 PM PST 24 Feb 18 12:34:30 PM PST 24 393966188 ps
T867 /workspace/coverage/cover_reg_top/26.clkmgr_intr_test.4048054843 Feb 18 12:34:29 PM PST 24 Feb 18 12:34:37 PM PST 24 15532071 ps
T868 /workspace/coverage/cover_reg_top/31.clkmgr_intr_test.3294431399 Feb 18 12:34:39 PM PST 24 Feb 18 12:34:46 PM PST 24 14019845 ps
T136 /workspace/coverage/cover_reg_top/18.clkmgr_csr_mem_rw_with_rand_reset.2119332180 Feb 18 12:34:32 PM PST 24 Feb 18 12:34:40 PM PST 24 70933860 ps
T869 /workspace/coverage/cover_reg_top/13.clkmgr_intr_test.1823326952 Feb 18 12:34:19 PM PST 24 Feb 18 12:34:25 PM PST 24 12298323 ps
T78 /workspace/coverage/cover_reg_top/13.clkmgr_same_csr_outstanding.33242095 Feb 18 12:34:15 PM PST 24 Feb 18 12:34:19 PM PST 24 35589326 ps
T870 /workspace/coverage/cover_reg_top/22.clkmgr_intr_test.3479656183 Feb 18 12:34:33 PM PST 24 Feb 18 12:34:41 PM PST 24 66927232 ps
T58 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors_with_csr_rw.954280892 Feb 18 12:34:28 PM PST 24 Feb 18 12:34:39 PM PST 24 275177112 ps
T871 /workspace/coverage/cover_reg_top/15.clkmgr_tl_errors.4047472252 Feb 18 12:34:25 PM PST 24 Feb 18 12:34:35 PM PST 24 273579013 ps
T872 /workspace/coverage/cover_reg_top/1.clkmgr_tl_errors.2539846681 Feb 18 12:34:01 PM PST 24 Feb 18 12:34:06 PM PST 24 311240752 ps
T92 /workspace/coverage/cover_reg_top/3.clkmgr_tl_intg_err.3844031128 Feb 18 12:34:06 PM PST 24 Feb 18 12:34:09 PM PST 24 119688455 ps
T873 /workspace/coverage/cover_reg_top/10.clkmgr_csr_mem_rw_with_rand_reset.1455225336 Feb 18 12:34:24 PM PST 24 Feb 18 12:34:34 PM PST 24 29704742 ps
T93 /workspace/coverage/cover_reg_top/16.clkmgr_tl_intg_err.3236425388 Feb 18 12:34:21 PM PST 24 Feb 18 12:34:29 PM PST 24 182787209 ps
T59 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors.363776025 Feb 18 12:34:22 PM PST 24 Feb 18 12:34:30 PM PST 24 132915719 ps
T79 /workspace/coverage/cover_reg_top/1.clkmgr_same_csr_outstanding.210654609 Feb 18 12:34:06 PM PST 24 Feb 18 12:34:09 PM PST 24 214882238 ps
T874 /workspace/coverage/cover_reg_top/2.clkmgr_csr_bit_bash.1451697522 Feb 18 12:34:04 PM PST 24 Feb 18 12:34:12 PM PST 24 1244286265 ps
T60 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors.1051461523 Feb 18 12:34:07 PM PST 24 Feb 18 12:34:10 PM PST 24 64301330 ps
T80 /workspace/coverage/cover_reg_top/3.clkmgr_csr_aliasing.2355617313 Feb 18 12:34:07 PM PST 24 Feb 18 12:34:10 PM PST 24 20468154 ps
T875 /workspace/coverage/cover_reg_top/16.clkmgr_intr_test.4195452978 Feb 18 12:34:22 PM PST 24 Feb 18 12:34:29 PM PST 24 18568845 ps
T876 /workspace/coverage/cover_reg_top/25.clkmgr_intr_test.3624651707 Feb 18 12:34:33 PM PST 24 Feb 18 12:34:41 PM PST 24 13510599 ps
T81 /workspace/coverage/cover_reg_top/11.clkmgr_same_csr_outstanding.1615054917 Feb 18 12:34:18 PM PST 24 Feb 18 12:34:24 PM PST 24 25097257 ps
T877 /workspace/coverage/cover_reg_top/0.clkmgr_csr_bit_bash.3504822587 Feb 18 12:33:58 PM PST 24 Feb 18 12:34:05 PM PST 24 727081742 ps
T61 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors.899862955 Feb 18 12:34:22 PM PST 24 Feb 18 12:34:29 PM PST 24 208177823 ps
T94 /workspace/coverage/cover_reg_top/19.clkmgr_tl_intg_err.3214151638 Feb 18 12:34:39 PM PST 24 Feb 18 12:34:47 PM PST 24 136622333 ps
T878 /workspace/coverage/cover_reg_top/15.clkmgr_csr_rw.1337120906 Feb 18 12:34:20 PM PST 24 Feb 18 12:34:26 PM PST 24 23797108 ps
T879 /workspace/coverage/cover_reg_top/24.clkmgr_intr_test.3801021068 Feb 18 12:38:28 PM PST 24 Feb 18 12:38:31 PM PST 24 28455659 ps
T880 /workspace/coverage/cover_reg_top/39.clkmgr_intr_test.1430939964 Feb 18 12:34:29 PM PST 24 Feb 18 12:34:38 PM PST 24 61154089 ps
T881 /workspace/coverage/cover_reg_top/41.clkmgr_intr_test.3779310706 Feb 18 12:35:34 PM PST 24 Feb 18 12:35:37 PM PST 24 68630979 ps
T882 /workspace/coverage/cover_reg_top/13.clkmgr_csr_mem_rw_with_rand_reset.322033882 Feb 18 12:34:28 PM PST 24 Feb 18 12:34:39 PM PST 24 350449039 ps
T883 /workspace/coverage/cover_reg_top/10.clkmgr_intr_test.2378440147 Feb 18 12:34:20 PM PST 24 Feb 18 12:34:26 PM PST 24 14063333 ps
T884 /workspace/coverage/cover_reg_top/19.clkmgr_intr_test.2481064516 Feb 18 12:34:24 PM PST 24 Feb 18 12:34:32 PM PST 24 15008212 ps
T885 /workspace/coverage/cover_reg_top/3.clkmgr_tl_errors.1818112191 Feb 18 12:34:04 PM PST 24 Feb 18 12:34:07 PM PST 24 163042992 ps
T62 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors.1514966736 Feb 18 12:34:07 PM PST 24 Feb 18 12:34:10 PM PST 24 155401080 ps
T82 /workspace/coverage/cover_reg_top/6.clkmgr_same_csr_outstanding.2530439819 Feb 18 12:34:22 PM PST 24 Feb 18 12:34:30 PM PST 24 77927233 ps
T886 /workspace/coverage/cover_reg_top/18.clkmgr_intr_test.1103043878 Feb 18 12:34:28 PM PST 24 Feb 18 12:34:37 PM PST 24 23003895 ps
T887 /workspace/coverage/cover_reg_top/1.clkmgr_intr_test.1214745321 Feb 18 12:34:03 PM PST 24 Feb 18 12:34:05 PM PST 24 41212607 ps
T888 /workspace/coverage/cover_reg_top/19.clkmgr_tl_errors.2118736899 Feb 18 12:34:32 PM PST 24 Feb 18 12:34:42 PM PST 24 96793866 ps
T104 /workspace/coverage/cover_reg_top/4.clkmgr_tl_intg_err.196941211 Feb 18 12:34:11 PM PST 24 Feb 18 12:34:14 PM PST 24 192885946 ps
T889 /workspace/coverage/cover_reg_top/3.clkmgr_csr_hw_reset.3241040365 Feb 18 12:34:01 PM PST 24 Feb 18 12:34:04 PM PST 24 107683380 ps
T890 /workspace/coverage/cover_reg_top/8.clkmgr_csr_mem_rw_with_rand_reset.665713470 Feb 18 12:34:16 PM PST 24 Feb 18 12:34:24 PM PST 24 859014397 ps
T83 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors_with_csr_rw.2873977238 Feb 18 12:34:21 PM PST 24 Feb 18 12:34:28 PM PST 24 77273697 ps
T63 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors.2808118231 Feb 18 12:34:27 PM PST 24 Feb 18 12:34:37 PM PST 24 145877151 ps
T84 /workspace/coverage/cover_reg_top/12.clkmgr_csr_rw.2694235597 Feb 18 12:34:17 PM PST 24 Feb 18 12:34:24 PM PST 24 54913556 ps
T891 /workspace/coverage/cover_reg_top/16.clkmgr_same_csr_outstanding.1491848196 Feb 18 12:34:23 PM PST 24 Feb 18 12:34:30 PM PST 24 55324036 ps
T892 /workspace/coverage/cover_reg_top/43.clkmgr_intr_test.940358610 Feb 18 12:34:29 PM PST 24 Feb 18 12:34:37 PM PST 24 14854911 ps
T893 /workspace/coverage/cover_reg_top/18.clkmgr_tl_errors.2075791061 Feb 18 12:34:24 PM PST 24 Feb 18 12:34:34 PM PST 24 69575980 ps
T894 /workspace/coverage/cover_reg_top/7.clkmgr_same_csr_outstanding.1655297074 Feb 18 12:34:15 PM PST 24 Feb 18 12:34:18 PM PST 24 382041719 ps
T895 /workspace/coverage/cover_reg_top/10.clkmgr_same_csr_outstanding.1851329591 Feb 18 12:34:21 PM PST 24 Feb 18 12:34:28 PM PST 24 229946896 ps
T896 /workspace/coverage/cover_reg_top/15.clkmgr_intr_test.1285618448 Feb 18 12:34:27 PM PST 24 Feb 18 12:34:36 PM PST 24 11557354 ps
T65 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors_with_csr_rw.2045325753 Feb 18 12:38:10 PM PST 24 Feb 18 12:38:19 PM PST 24 97457912 ps
T64 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors.2482064474 Feb 18 12:34:22 PM PST 24 Feb 18 12:34:29 PM PST 24 57346383 ps
T897 /workspace/coverage/cover_reg_top/0.clkmgr_same_csr_outstanding.280305047 Feb 18 12:33:57 PM PST 24 Feb 18 12:34:00 PM PST 24 98791834 ps
T898 /workspace/coverage/cover_reg_top/0.clkmgr_intr_test.3735065810 Feb 18 12:34:00 PM PST 24 Feb 18 12:34:02 PM PST 24 36002384 ps
T899 /workspace/coverage/cover_reg_top/12.clkmgr_same_csr_outstanding.973464926 Feb 18 12:34:20 PM PST 24 Feb 18 12:34:27 PM PST 24 33232521 ps
T900 /workspace/coverage/cover_reg_top/9.clkmgr_tl_errors.1229835830 Feb 18 12:34:20 PM PST 24 Feb 18 12:34:28 PM PST 24 100334162 ps
T901 /workspace/coverage/cover_reg_top/6.clkmgr_csr_mem_rw_with_rand_reset.738044349 Feb 18 12:34:16 PM PST 24 Feb 18 12:34:23 PM PST 24 35764939 ps
T902 /workspace/coverage/cover_reg_top/18.clkmgr_same_csr_outstanding.995134004 Feb 18 12:34:23 PM PST 24 Feb 18 12:34:31 PM PST 24 49355522 ps
T903 /workspace/coverage/cover_reg_top/12.clkmgr_csr_mem_rw_with_rand_reset.879061473 Feb 18 12:34:20 PM PST 24 Feb 18 12:34:28 PM PST 24 150580915 ps
T126 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors_with_csr_rw.1572929243 Feb 18 12:34:16 PM PST 24 Feb 18 12:34:23 PM PST 24 138699745 ps
T904 /workspace/coverage/cover_reg_top/17.clkmgr_csr_mem_rw_with_rand_reset.2481438505 Feb 18 12:34:27 PM PST 24 Feb 18 12:34:38 PM PST 24 182069713 ps
T66 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors.3712001114 Feb 18 12:34:28 PM PST 24 Feb 18 12:34:38 PM PST 24 134994316 ps
T905 /workspace/coverage/cover_reg_top/5.clkmgr_csr_rw.70938595 Feb 18 12:34:07 PM PST 24 Feb 18 12:34:10 PM PST 24 14907952 ps
T906 /workspace/coverage/cover_reg_top/3.clkmgr_same_csr_outstanding.4268885085 Feb 18 12:34:08 PM PST 24 Feb 18 12:34:11 PM PST 24 193167360 ps
T907 /workspace/coverage/cover_reg_top/13.clkmgr_csr_rw.2839688313 Feb 18 12:34:21 PM PST 24 Feb 18 12:34:27 PM PST 24 18934541 ps
T908 /workspace/coverage/cover_reg_top/5.clkmgr_tl_errors.3384490528 Feb 18 12:34:10 PM PST 24 Feb 18 12:34:16 PM PST 24 807600633 ps
T101 /workspace/coverage/cover_reg_top/5.clkmgr_tl_intg_err.934874481 Feb 18 12:34:09 PM PST 24 Feb 18 12:34:13 PM PST 24 142098097 ps
T909 /workspace/coverage/cover_reg_top/2.clkmgr_same_csr_outstanding.2188269021 Feb 18 12:34:05 PM PST 24 Feb 18 12:34:08 PM PST 24 86837450 ps
T165 /workspace/coverage/cover_reg_top/2.clkmgr_tl_intg_err.3459325275 Feb 18 12:34:01 PM PST 24 Feb 18 12:34:05 PM PST 24 70109022 ps
T910 /workspace/coverage/cover_reg_top/0.clkmgr_csr_rw.670272875 Feb 18 12:34:02 PM PST 24 Feb 18 12:34:04 PM PST 24 82156257 ps
T95 /workspace/coverage/cover_reg_top/8.clkmgr_tl_intg_err.1150730430 Feb 18 12:34:13 PM PST 24 Feb 18 12:34:16 PM PST 24 130141416 ps
T911 /workspace/coverage/cover_reg_top/8.clkmgr_same_csr_outstanding.4008781659 Feb 18 12:34:18 PM PST 24 Feb 18 12:34:25 PM PST 24 91858846 ps
T912 /workspace/coverage/cover_reg_top/2.clkmgr_csr_aliasing.3685454656 Feb 18 12:34:00 PM PST 24 Feb 18 12:34:02 PM PST 24 41505753 ps
T913 /workspace/coverage/cover_reg_top/0.clkmgr_csr_hw_reset.2116345671 Feb 18 12:35:14 PM PST 24 Feb 18 12:35:17 PM PST 24 34196965 ps
T914 /workspace/coverage/cover_reg_top/5.clkmgr_csr_mem_rw_with_rand_reset.3976327582 Feb 18 12:34:09 PM PST 24 Feb 18 12:34:13 PM PST 24 68430630 ps
T915 /workspace/coverage/cover_reg_top/48.clkmgr_intr_test.497720179 Feb 18 12:34:31 PM PST 24 Feb 18 12:34:39 PM PST 24 19124940 ps
T916 /workspace/coverage/cover_reg_top/2.clkmgr_csr_hw_reset.499978186 Feb 18 12:34:00 PM PST 24 Feb 18 12:34:02 PM PST 24 31948486 ps
T917 /workspace/coverage/cover_reg_top/27.clkmgr_intr_test.2120920688 Feb 18 12:34:37 PM PST 24 Feb 18 12:34:44 PM PST 24 83448823 ps
T130 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors_with_csr_rw.1307536569 Feb 18 12:34:19 PM PST 24 Feb 18 12:34:28 PM PST 24 392360915 ps
T918 /workspace/coverage/cover_reg_top/5.clkmgr_intr_test.3547761249 Feb 18 12:34:13 PM PST 24 Feb 18 12:34:16 PM PST 24 39029671 ps
T119 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors.47872141 Feb 18 12:34:23 PM PST 24 Feb 18 12:34:30 PM PST 24 56130443 ps
T919 /workspace/coverage/cover_reg_top/3.clkmgr_csr_rw.3837172912 Feb 18 12:34:00 PM PST 24 Feb 18 12:34:02 PM PST 24 37740093 ps
T129 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors_with_csr_rw.3051162554 Feb 18 12:34:08 PM PST 24 Feb 18 12:34:13 PM PST 24 196875390 ps
T120 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors.2152158377 Feb 18 12:34:20 PM PST 24 Feb 18 12:34:27 PM PST 24 108675553 ps
T920 /workspace/coverage/cover_reg_top/12.clkmgr_intr_test.4270723295 Feb 18 12:34:23 PM PST 24 Feb 18 12:34:29 PM PST 24 27704664 ps
T122 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors.3368234757 Feb 18 12:34:09 PM PST 24 Feb 18 12:34:12 PM PST 24 115974326 ps
T921 /workspace/coverage/cover_reg_top/2.clkmgr_tl_errors.3726741527 Feb 18 12:33:59 PM PST 24 Feb 18 12:34:03 PM PST 24 38612658 ps
T123 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors_with_csr_rw.1235287303 Feb 18 12:34:27 PM PST 24 Feb 18 12:34:38 PM PST 24 268825616 ps
T922 /workspace/coverage/cover_reg_top/4.clkmgr_csr_aliasing.4281054219 Feb 18 12:34:12 PM PST 24 Feb 18 12:34:16 PM PST 24 70250992 ps
T923 /workspace/coverage/cover_reg_top/1.clkmgr_csr_hw_reset.755297674 Feb 18 12:34:06 PM PST 24 Feb 18 12:34:09 PM PST 24 66772423 ps
T924 /workspace/coverage/cover_reg_top/14.clkmgr_tl_errors.3332743577 Feb 18 12:34:20 PM PST 24 Feb 18 12:34:29 PM PST 24 96197531 ps
T925 /workspace/coverage/cover_reg_top/17.clkmgr_tl_errors.3201127051 Feb 18 12:34:23 PM PST 24 Feb 18 12:34:33 PM PST 24 705224503 ps
T926 /workspace/coverage/cover_reg_top/33.clkmgr_intr_test.1759418493 Feb 18 12:34:30 PM PST 24 Feb 18 12:34:39 PM PST 24 11837464 ps
T927 /workspace/coverage/cover_reg_top/9.clkmgr_csr_rw.4215044128 Feb 18 12:34:19 PM PST 24 Feb 18 12:34:25 PM PST 24 48227142 ps
T163 /workspace/coverage/cover_reg_top/11.clkmgr_tl_intg_err.3310410054 Feb 18 12:34:24 PM PST 24 Feb 18 12:34:34 PM PST 24 135563307 ps
T135 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors_with_csr_rw.1158948229 Feb 18 12:34:11 PM PST 24 Feb 18 12:34:15 PM PST 24 142552111 ps
T928 /workspace/coverage/cover_reg_top/8.clkmgr_csr_rw.2657233736 Feb 18 12:34:11 PM PST 24 Feb 18 12:34:14 PM PST 24 83883921 ps
T929 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors_with_csr_rw.80689460 Feb 18 12:34:18 PM PST 24 Feb 18 12:34:25 PM PST 24 305079272 ps
T128 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors_with_csr_rw.402090624 Feb 18 12:34:31 PM PST 24 Feb 18 12:34:40 PM PST 24 68795531 ps
T127 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors.3906541648 Feb 18 12:34:05 PM PST 24 Feb 18 12:34:09 PM PST 24 345846669 ps
T930 /workspace/coverage/cover_reg_top/3.clkmgr_intr_test.2361119271 Feb 18 12:34:09 PM PST 24 Feb 18 12:34:11 PM PST 24 21342762 ps
T931 /workspace/coverage/cover_reg_top/45.clkmgr_intr_test.727783125 Feb 18 12:34:30 PM PST 24 Feb 18 12:34:39 PM PST 24 30480970 ps
T164 /workspace/coverage/cover_reg_top/13.clkmgr_tl_intg_err.20494410 Feb 18 12:34:22 PM PST 24 Feb 18 12:34:30 PM PST 24 243507393 ps
T105 /workspace/coverage/cover_reg_top/6.clkmgr_tl_intg_err.1905310952 Feb 18 12:34:11 PM PST 24 Feb 18 12:34:14 PM PST 24 79695657 ps
T932 /workspace/coverage/cover_reg_top/19.clkmgr_same_csr_outstanding.1143707001 Feb 18 12:34:23 PM PST 24 Feb 18 12:34:30 PM PST 24 90468192 ps
T131 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors.3055770300 Feb 18 12:34:19 PM PST 24 Feb 18 12:34:27 PM PST 24 680297046 ps
T933 /workspace/coverage/cover_reg_top/9.clkmgr_same_csr_outstanding.2675635261 Feb 18 12:34:17 PM PST 24 Feb 18 12:34:24 PM PST 24 167958804 ps
T934 /workspace/coverage/cover_reg_top/16.clkmgr_csr_rw.1896436554 Feb 18 12:34:28 PM PST 24 Feb 18 12:34:37 PM PST 24 17142851 ps
T106 /workspace/coverage/cover_reg_top/12.clkmgr_tl_intg_err.247812455 Feb 18 12:34:19 PM PST 24 Feb 18 12:34:27 PM PST 24 329977782 ps
T134 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors_with_csr_rw.3384381374 Feb 18 12:34:11 PM PST 24 Feb 18 12:34:15 PM PST 24 154159659 ps
T121 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors.161471261 Feb 18 12:34:21 PM PST 24 Feb 18 12:34:28 PM PST 24 272733609 ps
T935 /workspace/coverage/cover_reg_top/11.clkmgr_csr_rw.619156273 Feb 18 12:34:20 PM PST 24 Feb 18 12:34:26 PM PST 24 18263742 ps
T936 /workspace/coverage/cover_reg_top/23.clkmgr_intr_test.851984017 Feb 18 12:34:30 PM PST 24 Feb 18 12:34:39 PM PST 24 15549637 ps
T937 /workspace/coverage/cover_reg_top/19.clkmgr_csr_rw.3021538142 Feb 18 12:34:25 PM PST 24 Feb 18 12:34:34 PM PST 24 30589329 ps
T124 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors.1352886851 Feb 18 12:34:07 PM PST 24 Feb 18 12:34:12 PM PST 24 571099880 ps
T132 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors.452559042 Feb 18 12:34:07 PM PST 24 Feb 18 12:34:12 PM PST 24 582583241 ps
T938 /workspace/coverage/cover_reg_top/14.clkmgr_intr_test.508947219 Feb 18 12:34:27 PM PST 24 Feb 18 12:34:36 PM PST 24 62244835 ps
T939 /workspace/coverage/cover_reg_top/10.clkmgr_csr_rw.3404177686 Feb 18 12:34:20 PM PST 24 Feb 18 12:34:26 PM PST 24 15705292 ps
T940 /workspace/coverage/cover_reg_top/1.clkmgr_tl_intg_err.154787428 Feb 18 12:33:58 PM PST 24 Feb 18 12:34:02 PM PST 24 235884959 ps
T99 /workspace/coverage/cover_reg_top/0.clkmgr_tl_intg_err.3541133375 Feb 18 12:34:05 PM PST 24 Feb 18 12:34:09 PM PST 24 90868086 ps
T133 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors.2026056814 Feb 18 12:34:24 PM PST 24 Feb 18 12:34:35 PM PST 24 199527713 ps
T941 /workspace/coverage/cover_reg_top/11.clkmgr_intr_test.2555306436 Feb 18 12:34:17 PM PST 24 Feb 18 12:34:22 PM PST 24 55505903 ps
T942 /workspace/coverage/cover_reg_top/8.clkmgr_tl_errors.321202375 Feb 18 12:34:16 PM PST 24 Feb 18 12:34:24 PM PST 24 421105629 ps
T943 /workspace/coverage/cover_reg_top/20.clkmgr_intr_test.3875193459 Feb 18 12:34:25 PM PST 24 Feb 18 12:34:34 PM PST 24 11375154 ps
T944 /workspace/coverage/cover_reg_top/2.clkmgr_intr_test.3411370609 Feb 18 12:34:00 PM PST 24 Feb 18 12:34:02 PM PST 24 14827462 ps
T945 /workspace/coverage/cover_reg_top/7.clkmgr_csr_mem_rw_with_rand_reset.812277150 Feb 18 12:34:11 PM PST 24 Feb 18 12:34:16 PM PST 24 358581311 ps
T946 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors.2460478075 Feb 18 12:34:03 PM PST 24 Feb 18 12:34:08 PM PST 24 568890214 ps
T947 /workspace/coverage/cover_reg_top/14.clkmgr_csr_mem_rw_with_rand_reset.4141364765 Feb 18 12:34:22 PM PST 24 Feb 18 12:34:30 PM PST 24 426966649 ps
T948 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors.2298249822 Feb 18 12:34:19 PM PST 24 Feb 18 12:34:27 PM PST 24 158773584 ps
T949 /workspace/coverage/cover_reg_top/2.clkmgr_csr_rw.3038560252 Feb 18 12:34:00 PM PST 24 Feb 18 12:34:03 PM PST 24 42823562 ps
T125 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors.1593026534 Feb 18 12:34:20 PM PST 24 Feb 18 12:34:27 PM PST 24 96222623 ps
T950 /workspace/coverage/cover_reg_top/10.clkmgr_tl_errors.2720747231 Feb 18 12:34:17 PM PST 24 Feb 18 12:34:25 PM PST 24 715805749 ps
T951 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors_with_csr_rw.2098446927 Feb 18 12:34:15 PM PST 24 Feb 18 12:34:20 PM PST 24 165189822 ps
T952 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors_with_csr_rw.3570049840 Feb 18 12:34:31 PM PST 24 Feb 18 12:34:41 PM PST 24 111847558 ps
T953 /workspace/coverage/cover_reg_top/2.clkmgr_csr_mem_rw_with_rand_reset.1924473742 Feb 18 12:34:04 PM PST 24 Feb 18 12:34:11 PM PST 24 1052064806 ps
T954 /workspace/coverage/cover_reg_top/1.clkmgr_csr_aliasing.1181312007 Feb 18 12:34:01 PM PST 24 Feb 18 12:34:04 PM PST 24 80659830 ps
T955 /workspace/coverage/cover_reg_top/4.clkmgr_tl_errors.775079446 Feb 18 12:34:10 PM PST 24 Feb 18 12:34:15 PM PST 24 140047391 ps
T956 /workspace/coverage/cover_reg_top/4.clkmgr_csr_rw.2695213605 Feb 18 12:34:10 PM PST 24 Feb 18 12:34:12 PM PST 24 58691263 ps
T957 /workspace/coverage/cover_reg_top/10.clkmgr_tl_intg_err.1402280597 Feb 18 12:34:28 PM PST 24 Feb 18 12:34:38 PM PST 24 137503493 ps
T102 /workspace/coverage/cover_reg_top/18.clkmgr_tl_intg_err.1270406813 Feb 18 12:34:31 PM PST 24 Feb 18 12:34:40 PM PST 24 88862883 ps
T958 /workspace/coverage/cover_reg_top/15.clkmgr_tl_intg_err.2103788658 Feb 18 12:34:25 PM PST 24 Feb 18 12:34:35 PM PST 24 177307448 ps
T959 /workspace/coverage/cover_reg_top/0.clkmgr_csr_mem_rw_with_rand_reset.3585022081 Feb 18 12:34:04 PM PST 24 Feb 18 12:34:08 PM PST 24 112151675 ps
T960 /workspace/coverage/cover_reg_top/17.clkmgr_intr_test.236077883 Feb 18 12:34:20 PM PST 24 Feb 18 12:34:27 PM PST 24 117314591 ps
T961 /workspace/coverage/cover_reg_top/19.clkmgr_csr_mem_rw_with_rand_reset.901375106 Feb 18 12:34:30 PM PST 24 Feb 18 12:34:41 PM PST 24 173109815 ps
T962 /workspace/coverage/cover_reg_top/1.clkmgr_csr_bit_bash.3277454883 Feb 18 12:34:00 PM PST 24 Feb 18 12:34:13 PM PST 24 1521071942 ps
T963 /workspace/coverage/cover_reg_top/34.clkmgr_intr_test.16253674 Feb 18 12:34:30 PM PST 24 Feb 18 12:34:38 PM PST 24 21466989 ps
T964 /workspace/coverage/cover_reg_top/4.clkmgr_csr_hw_reset.3169553124 Feb 18 12:34:07 PM PST 24 Feb 18 12:34:10 PM PST 24 14820813 ps
T965 /workspace/coverage/cover_reg_top/4.clkmgr_csr_mem_rw_with_rand_reset.969214349 Feb 18 12:34:23 PM PST 24 Feb 18 12:34:33 PM PST 24 145649049 ps
T966 /workspace/coverage/cover_reg_top/14.clkmgr_same_csr_outstanding.1282037299 Feb 18 12:34:22 PM PST 24 Feb 18 12:34:28 PM PST 24 38611480 ps
T967 /workspace/coverage/cover_reg_top/3.clkmgr_csr_bit_bash.2350185737 Feb 18 12:34:06 PM PST 24 Feb 18 12:34:15 PM PST 24 423794160 ps
T96 /workspace/coverage/cover_reg_top/7.clkmgr_tl_intg_err.3426044818 Feb 18 12:34:11 PM PST 24 Feb 18 12:34:16 PM PST 24 220416045 ps
T968 /workspace/coverage/cover_reg_top/38.clkmgr_intr_test.2503113723 Feb 18 12:35:34 PM PST 24 Feb 18 12:35:38 PM PST 24 20846151 ps
T969 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors_with_csr_rw.2644722323 Feb 18 12:34:21 PM PST 24 Feb 18 12:34:29 PM PST 24 94668362 ps
T970 /workspace/coverage/cover_reg_top/7.clkmgr_csr_rw.2612876977 Feb 18 12:34:15 PM PST 24 Feb 18 12:34:17 PM PST 24 15438989 ps
T971 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors_with_csr_rw.2298646171 Feb 18 12:34:16 PM PST 24 Feb 18 12:34:24 PM PST 24 448026323 ps
T972 /workspace/coverage/cover_reg_top/17.clkmgr_same_csr_outstanding.1710106019 Feb 18 12:34:26 PM PST 24 Feb 18 12:34:36 PM PST 24 39889244 ps
T973 /workspace/coverage/cover_reg_top/30.clkmgr_intr_test.266413551 Feb 18 12:34:39 PM PST 24 Feb 18 12:34:46 PM PST 24 23253096 ps
T974 /workspace/coverage/cover_reg_top/13.clkmgr_tl_errors.4114084055 Feb 18 12:34:23 PM PST 24 Feb 18 12:34:33 PM PST 24 92019842 ps
T975 /workspace/coverage/cover_reg_top/7.clkmgr_tl_errors.1878821524 Feb 18 12:34:10 PM PST 24 Feb 18 12:34:15 PM PST 24 40252350 ps
T976 /workspace/coverage/cover_reg_top/36.clkmgr_intr_test.4025842817 Feb 18 12:34:39 PM PST 24 Feb 18 12:34:46 PM PST 24 12322020 ps
T977 /workspace/coverage/cover_reg_top/6.clkmgr_intr_test.1977720964 Feb 18 12:34:11 PM PST 24 Feb 18 12:34:14 PM PST 24 48088399 ps
T978 /workspace/coverage/cover_reg_top/29.clkmgr_intr_test.2967807564 Feb 18 12:34:33 PM PST 24 Feb 18 12:34:41 PM PST 24 43478717 ps
T979 /workspace/coverage/cover_reg_top/37.clkmgr_intr_test.1495101556 Feb 18 12:34:34 PM PST 24 Feb 18 12:34:41 PM PST 24 21810197 ps
T980 /workspace/coverage/cover_reg_top/11.clkmgr_tl_errors.1773167591 Feb 18 12:34:20 PM PST 24 Feb 18 12:34:27 PM PST 24 77138166 ps
T981 /workspace/coverage/cover_reg_top/15.clkmgr_csr_mem_rw_with_rand_reset.1673109190 Feb 18 12:34:19 PM PST 24 Feb 18 12:34:26 PM PST 24 116055531 ps
T982 /workspace/coverage/cover_reg_top/4.clkmgr_csr_bit_bash.269081703 Feb 18 12:34:12 PM PST 24 Feb 18 12:34:28 PM PST 24 2779496660 ps
T983 /workspace/coverage/cover_reg_top/21.clkmgr_intr_test.754428430 Feb 18 12:34:29 PM PST 24 Feb 18 12:34:38 PM PST 24 21987842 ps
T984 /workspace/coverage/cover_reg_top/35.clkmgr_intr_test.3347822593 Feb 18 12:34:30 PM PST 24 Feb 18 12:34:38 PM PST 24 12345751 ps
T985 /workspace/coverage/cover_reg_top/0.clkmgr_csr_aliasing.962837996 Feb 18 12:33:59 PM PST 24 Feb 18 12:34:02 PM PST 24 137015314 ps
T986 /workspace/coverage/cover_reg_top/44.clkmgr_intr_test.3481419207 Feb 18 12:34:28 PM PST 24 Feb 18 12:34:37 PM PST 24 108096447 ps
T987 /workspace/coverage/cover_reg_top/40.clkmgr_intr_test.2551691122 Feb 18 12:34:37 PM PST 24 Feb 18 12:34:44 PM PST 24 17931267 ps
T988 /workspace/coverage/cover_reg_top/3.clkmgr_csr_mem_rw_with_rand_reset.2926181508 Feb 18 12:34:07 PM PST 24 Feb 18 12:34:13 PM PST 24 632321989 ps
T989 /workspace/coverage/cover_reg_top/49.clkmgr_intr_test.3699190063 Feb 18 12:38:13 PM PST 24 Feb 18 12:38:22 PM PST 24 36032602 ps
T990 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors_with_csr_rw.1213071114 Feb 18 12:34:10 PM PST 24 Feb 18 12:34:13 PM PST 24 70050392 ps
T991 /workspace/coverage/cover_reg_top/6.clkmgr_tl_errors.1420889996 Feb 18 12:34:13 PM PST 24 Feb 18 12:34:18 PM PST 24 119915571 ps
T992 /workspace/coverage/cover_reg_top/16.clkmgr_csr_mem_rw_with_rand_reset.2858675971 Feb 18 12:34:22 PM PST 24 Feb 18 12:34:31 PM PST 24 237643605 ps
T993 /workspace/coverage/cover_reg_top/11.clkmgr_csr_mem_rw_with_rand_reset.1077268842 Feb 18 12:34:17 PM PST 24 Feb 18 12:34:24 PM PST 24 83724261 ps
T994 /workspace/coverage/cover_reg_top/15.clkmgr_same_csr_outstanding.2487988551 Feb 18 12:34:28 PM PST 24 Feb 18 12:34:37 PM PST 24 61375669 ps
T995 /workspace/coverage/cover_reg_top/47.clkmgr_intr_test.4034050706 Feb 18 12:34:25 PM PST 24 Feb 18 12:34:34 PM PST 24 33745458 ps
T996 /workspace/coverage/cover_reg_top/46.clkmgr_intr_test.1384821966 Feb 18 12:34:32 PM PST 24 Feb 18 12:34:40 PM PST 24 33329994 ps
T100 /workspace/coverage/cover_reg_top/17.clkmgr_tl_intg_err.27061190 Feb 18 12:34:23 PM PST 24 Feb 18 12:34:31 PM PST 24 51600888 ps
T997 /workspace/coverage/cover_reg_top/8.clkmgr_intr_test.1633124616 Feb 18 12:34:11 PM PST 24 Feb 18 12:34:13 PM PST 24 21517530 ps
T998 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors_with_csr_rw.2028853894 Feb 18 12:34:15 PM PST 24 Feb 18 12:34:18 PM PST 24 85698223 ps
T999 /workspace/coverage/cover_reg_top/5.clkmgr_same_csr_outstanding.981494067 Feb 18 12:34:22 PM PST 24 Feb 18 12:34:30 PM PST 24 128820625 ps
T103 /workspace/coverage/cover_reg_top/9.clkmgr_tl_intg_err.2667917702 Feb 18 12:34:18 PM PST 24 Feb 18 12:34:26 PM PST 24 178681504 ps
T1000 /workspace/coverage/cover_reg_top/4.clkmgr_same_csr_outstanding.3846317678 Feb 18 12:34:23 PM PST 24 Feb 18 12:34:31 PM PST 24 285827571 ps
T1001 /workspace/coverage/cover_reg_top/1.clkmgr_csr_rw.2949462717 Feb 18 12:33:58 PM PST 24 Feb 18 12:34:00 PM PST 24 24136737 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%