Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.47 99.11 95.67 100.00 100.00 98.71 97.01 98.80


Total test records in report: 1010
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T799 /workspace/coverage/default/2.clkmgr_regwen.1624260761 Feb 21 12:44:15 PM PST 24 Feb 21 12:44:21 PM PST 24 1426435432 ps
T800 /workspace/coverage/default/44.clkmgr_idle_intersig_mubi.3581121567 Feb 21 12:46:28 PM PST 24 Feb 21 12:46:30 PM PST 24 31575603 ps
T801 /workspace/coverage/default/28.clkmgr_frequency_timeout.493540304 Feb 21 12:45:29 PM PST 24 Feb 21 12:45:38 PM PST 24 1916068447 ps
T802 /workspace/coverage/default/37.clkmgr_frequency.901511432 Feb 21 12:45:58 PM PST 24 Feb 21 12:46:02 PM PST 24 829406165 ps
T803 /workspace/coverage/default/43.clkmgr_regwen.2460840628 Feb 21 12:46:27 PM PST 24 Feb 21 12:46:31 PM PST 24 1056232138 ps
T804 /workspace/coverage/default/17.clkmgr_frequency_timeout.1486638338 Feb 21 12:45:26 PM PST 24 Feb 21 12:45:28 PM PST 24 395032759 ps
T805 /workspace/coverage/default/8.clkmgr_extclk.2096891690 Feb 21 12:44:36 PM PST 24 Feb 21 12:44:38 PM PST 24 81429243 ps
T806 /workspace/coverage/default/40.clkmgr_lc_clk_byp_req_intersig_mubi.643877985 Feb 21 12:46:11 PM PST 24 Feb 21 12:46:14 PM PST 24 16516211 ps
T807 /workspace/coverage/default/10.clkmgr_alert_test.1086379179 Feb 21 12:44:47 PM PST 24 Feb 21 12:44:49 PM PST 24 27194314 ps
T808 /workspace/coverage/default/34.clkmgr_frequency_timeout.3338998241 Feb 21 12:45:47 PM PST 24 Feb 21 12:46:07 PM PST 24 2416578366 ps
T809 /workspace/coverage/default/15.clkmgr_stress_all.1552589386 Feb 21 12:45:03 PM PST 24 Feb 21 12:45:55 PM PST 24 7114415665 ps
T810 /workspace/coverage/default/49.clkmgr_smoke.2466375456 Feb 21 12:46:40 PM PST 24 Feb 21 12:46:41 PM PST 24 17189974 ps
T811 /workspace/coverage/default/6.clkmgr_stress_all.379074486 Feb 21 12:44:45 PM PST 24 Feb 21 12:44:47 PM PST 24 89017559 ps
T812 /workspace/coverage/default/37.clkmgr_peri.1043157755 Feb 21 12:45:58 PM PST 24 Feb 21 12:45:59 PM PST 24 12214904 ps
T813 /workspace/coverage/default/10.clkmgr_clk_status.1550881509 Feb 21 12:44:40 PM PST 24 Feb 21 12:44:42 PM PST 24 15026978 ps
T814 /workspace/coverage/default/12.clkmgr_clk_handshake_intersig_mubi.200628477 Feb 21 12:44:49 PM PST 24 Feb 21 12:44:52 PM PST 24 224704249 ps
T815 /workspace/coverage/default/9.clkmgr_frequency.3488057315 Feb 21 12:44:34 PM PST 24 Feb 21 12:44:40 PM PST 24 1059209937 ps
T816 /workspace/coverage/default/30.clkmgr_extclk.1975659701 Feb 21 12:45:43 PM PST 24 Feb 21 12:45:44 PM PST 24 27208653 ps
T817 /workspace/coverage/default/44.clkmgr_trans.39485 Feb 21 12:46:30 PM PST 24 Feb 21 12:46:32 PM PST 24 86527207 ps
T818 /workspace/coverage/default/14.clkmgr_smoke.1664954668 Feb 21 12:44:53 PM PST 24 Feb 21 12:44:56 PM PST 24 20482905 ps
T819 /workspace/coverage/default/19.clkmgr_smoke.3431839239 Feb 21 12:45:10 PM PST 24 Feb 21 12:45:12 PM PST 24 52384723 ps
T820 /workspace/coverage/default/13.clkmgr_trans.1250638750 Feb 21 12:44:53 PM PST 24 Feb 21 12:44:55 PM PST 24 43806783 ps
T821 /workspace/coverage/default/3.clkmgr_frequency_timeout.2315612479 Feb 21 12:44:06 PM PST 24 Feb 21 12:44:15 PM PST 24 2348868543 ps
T822 /workspace/coverage/default/20.clkmgr_frequency_timeout.2205822897 Feb 21 12:45:08 PM PST 24 Feb 21 12:45:11 PM PST 24 261089596 ps
T823 /workspace/coverage/default/20.clkmgr_idle_intersig_mubi.2879021113 Feb 21 12:45:16 PM PST 24 Feb 21 12:45:19 PM PST 24 29753107 ps
T824 /workspace/coverage/default/7.clkmgr_trans.1936134433 Feb 21 12:44:31 PM PST 24 Feb 21 12:44:33 PM PST 24 29167328 ps
T825 /workspace/coverage/default/38.clkmgr_trans.907936430 Feb 21 12:46:16 PM PST 24 Feb 21 12:46:18 PM PST 24 27799699 ps
T826 /workspace/coverage/default/36.clkmgr_clk_status.631438335 Feb 21 12:46:00 PM PST 24 Feb 21 12:46:01 PM PST 24 17989751 ps
T827 /workspace/coverage/default/42.clkmgr_div_intersig_mubi.971504550 Feb 21 12:46:21 PM PST 24 Feb 21 12:46:22 PM PST 24 21694080 ps
T828 /workspace/coverage/default/14.clkmgr_peri.1813112379 Feb 21 12:44:48 PM PST 24 Feb 21 12:44:51 PM PST 24 53881016 ps
T829 /workspace/coverage/default/44.clkmgr_lc_clk_byp_req_intersig_mubi.1205851882 Feb 21 12:46:30 PM PST 24 Feb 21 12:46:32 PM PST 24 102766011 ps
T830 /workspace/coverage/default/13.clkmgr_clk_status.4187059247 Feb 21 12:44:49 PM PST 24 Feb 21 12:44:51 PM PST 24 44965109 ps
T831 /workspace/coverage/default/39.clkmgr_frequency.4097216125 Feb 21 12:46:12 PM PST 24 Feb 21 12:46:19 PM PST 24 1060739462 ps
T832 /workspace/coverage/default/28.clkmgr_regwen.2044358006 Feb 21 12:45:43 PM PST 24 Feb 21 12:45:45 PM PST 24 499136125 ps
T833 /workspace/coverage/default/21.clkmgr_clk_handshake_intersig_mubi.3373049766 Feb 21 12:45:14 PM PST 24 Feb 21 12:45:19 PM PST 24 205829621 ps
T834 /workspace/coverage/default/29.clkmgr_lc_clk_byp_req_intersig_mubi.3457789877 Feb 21 12:45:33 PM PST 24 Feb 21 12:45:35 PM PST 24 20905400 ps
T835 /workspace/coverage/default/21.clkmgr_frequency_timeout.1888113672 Feb 21 12:45:14 PM PST 24 Feb 21 12:45:24 PM PST 24 975673507 ps
T836 /workspace/coverage/default/8.clkmgr_frequency.850648586 Feb 21 12:44:36 PM PST 24 Feb 21 12:44:42 PM PST 24 1113666489 ps
T837 /workspace/coverage/default/32.clkmgr_trans.3137614386 Feb 21 12:45:40 PM PST 24 Feb 21 12:45:41 PM PST 24 111078156 ps
T838 /workspace/coverage/default/3.clkmgr_regwen.3547771257 Feb 21 12:44:19 PM PST 24 Feb 21 12:44:27 PM PST 24 1100479937 ps
T839 /workspace/coverage/default/28.clkmgr_lc_ctrl_intersig_mubi.1034132367 Feb 21 12:45:37 PM PST 24 Feb 21 12:45:39 PM PST 24 250483073 ps
T840 /workspace/coverage/default/1.clkmgr_frequency_timeout.1628344440 Feb 21 12:44:08 PM PST 24 Feb 21 12:44:23 PM PST 24 2058262184 ps
T841 /workspace/coverage/default/48.clkmgr_frequency_timeout.1094165017 Feb 21 12:46:25 PM PST 24 Feb 21 12:46:33 PM PST 24 1101234888 ps
T842 /workspace/coverage/default/1.clkmgr_div_intersig_mubi.3064178162 Feb 21 12:44:08 PM PST 24 Feb 21 12:44:09 PM PST 24 28483428 ps
T843 /workspace/coverage/default/18.clkmgr_alert_test.3725959797 Feb 21 12:45:14 PM PST 24 Feb 21 12:45:18 PM PST 24 54793763 ps
T844 /workspace/coverage/default/27.clkmgr_stress_all.1643951187 Feb 21 12:45:32 PM PST 24 Feb 21 12:46:06 PM PST 24 7891283230 ps
T845 /workspace/coverage/default/20.clkmgr_smoke.2186890590 Feb 21 12:45:14 PM PST 24 Feb 21 12:45:18 PM PST 24 23602954 ps
T846 /workspace/coverage/default/25.clkmgr_peri.2045942012 Feb 21 12:45:30 PM PST 24 Feb 21 12:45:32 PM PST 24 33868289 ps
T847 /workspace/coverage/default/34.clkmgr_stress_all_with_rand_reset.4215345563 Feb 21 12:46:00 PM PST 24 Feb 21 12:52:53 PM PST 24 24034707636 ps
T848 /workspace/coverage/default/44.clkmgr_stress_all_with_rand_reset.3976547444 Feb 21 12:46:20 PM PST 24 Feb 21 12:54:35 PM PST 24 56980847087 ps
T849 /workspace/coverage/default/40.clkmgr_stress_all_with_rand_reset.3527925531 Feb 21 12:46:11 PM PST 24 Feb 21 12:50:48 PM PST 24 27280999083 ps
T850 /workspace/coverage/default/34.clkmgr_lc_ctrl_intersig_mubi.4074084205 Feb 21 12:45:47 PM PST 24 Feb 21 12:45:51 PM PST 24 126493590 ps
T851 /workspace/coverage/default/10.clkmgr_trans.4171711265 Feb 21 12:44:35 PM PST 24 Feb 21 12:44:38 PM PST 24 57276556 ps
T852 /workspace/coverage/default/31.clkmgr_clk_handshake_intersig_mubi.1746666530 Feb 21 12:45:40 PM PST 24 Feb 21 12:45:41 PM PST 24 21654826 ps
T853 /workspace/coverage/default/48.clkmgr_clk_status.665578868 Feb 21 12:46:45 PM PST 24 Feb 21 12:46:47 PM PST 24 16966010 ps
T99 /workspace/coverage/cover_reg_top/5.clkmgr_csr_mem_rw_with_rand_reset.2208672161 Feb 21 12:51:22 PM PST 24 Feb 21 12:51:24 PM PST 24 88239836 ps
T100 /workspace/coverage/cover_reg_top/1.clkmgr_csr_mem_rw_with_rand_reset.2222547941 Feb 21 12:51:08 PM PST 24 Feb 21 12:51:10 PM PST 24 62865063 ps
T68 /workspace/coverage/cover_reg_top/2.clkmgr_csr_rw.3465813628 Feb 21 12:51:06 PM PST 24 Feb 21 12:51:07 PM PST 24 27258054 ps
T91 /workspace/coverage/cover_reg_top/19.clkmgr_tl_intg_err.3449051531 Feb 21 12:52:02 PM PST 24 Feb 21 12:52:05 PM PST 24 186539472 ps
T854 /workspace/coverage/cover_reg_top/4.clkmgr_intr_test.4024270370 Feb 21 12:51:14 PM PST 24 Feb 21 12:51:15 PM PST 24 14283274 ps
T855 /workspace/coverage/cover_reg_top/7.clkmgr_intr_test.128692570 Feb 21 12:51:22 PM PST 24 Feb 21 12:51:24 PM PST 24 14344617 ps
T856 /workspace/coverage/cover_reg_top/1.clkmgr_intr_test.2475086428 Feb 21 12:51:11 PM PST 24 Feb 21 12:51:12 PM PST 24 33568950 ps
T857 /workspace/coverage/cover_reg_top/12.clkmgr_csr_mem_rw_with_rand_reset.7054199 Feb 21 12:51:55 PM PST 24 Feb 21 12:51:58 PM PST 24 32571409 ps
T858 /workspace/coverage/cover_reg_top/4.clkmgr_csr_hw_reset.673702742 Feb 21 12:51:14 PM PST 24 Feb 21 12:51:15 PM PST 24 40627477 ps
T859 /workspace/coverage/cover_reg_top/49.clkmgr_intr_test.577989223 Feb 21 12:52:23 PM PST 24 Feb 21 12:52:23 PM PST 24 24144799 ps
T54 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors_with_csr_rw.3293673952 Feb 21 12:51:34 PM PST 24 Feb 21 12:51:37 PM PST 24 236444970 ps
T55 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors.3343241401 Feb 21 12:51:48 PM PST 24 Feb 21 12:51:49 PM PST 24 161018319 ps
T56 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors_with_csr_rw.200869681 Feb 21 12:51:53 PM PST 24 Feb 21 12:51:58 PM PST 24 162051993 ps
T860 /workspace/coverage/cover_reg_top/6.clkmgr_intr_test.3017362422 Feb 21 12:51:22 PM PST 24 Feb 21 12:51:23 PM PST 24 11732729 ps
T92 /workspace/coverage/cover_reg_top/18.clkmgr_tl_intg_err.2205167900 Feb 21 12:52:04 PM PST 24 Feb 21 12:52:07 PM PST 24 467086082 ps
T69 /workspace/coverage/cover_reg_top/19.clkmgr_csr_rw.41170304 Feb 21 12:52:02 PM PST 24 Feb 21 12:52:03 PM PST 24 14563094 ps
T57 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors.370206933 Feb 21 12:52:04 PM PST 24 Feb 21 12:52:06 PM PST 24 72961781 ps
T861 /workspace/coverage/cover_reg_top/23.clkmgr_intr_test.2757057592 Feb 21 12:51:59 PM PST 24 Feb 21 12:52:00 PM PST 24 30002963 ps
T70 /workspace/coverage/cover_reg_top/1.clkmgr_csr_rw.2165650987 Feb 21 12:51:06 PM PST 24 Feb 21 12:51:08 PM PST 24 17118132 ps
T61 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors.3567462393 Feb 21 12:51:02 PM PST 24 Feb 21 12:51:04 PM PST 24 69161656 ps
T862 /workspace/coverage/cover_reg_top/5.clkmgr_csr_rw.2599993562 Feb 21 12:51:23 PM PST 24 Feb 21 12:51:25 PM PST 24 16774113 ps
T863 /workspace/coverage/cover_reg_top/3.clkmgr_intr_test.602604821 Feb 21 12:51:20 PM PST 24 Feb 21 12:51:21 PM PST 24 22457551 ps
T93 /workspace/coverage/cover_reg_top/1.clkmgr_tl_intg_err.4148623919 Feb 21 12:51:02 PM PST 24 Feb 21 12:51:04 PM PST 24 80803278 ps
T864 /workspace/coverage/cover_reg_top/17.clkmgr_tl_errors.2785991035 Feb 21 12:52:03 PM PST 24 Feb 21 12:52:05 PM PST 24 48969679 ps
T865 /workspace/coverage/cover_reg_top/15.clkmgr_csr_rw.3794797047 Feb 21 12:52:02 PM PST 24 Feb 21 12:52:04 PM PST 24 21387916 ps
T58 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors_with_csr_rw.372153491 Feb 21 12:52:03 PM PST 24 Feb 21 12:52:06 PM PST 24 259961761 ps
T866 /workspace/coverage/cover_reg_top/8.clkmgr_intr_test.1518867671 Feb 21 12:51:37 PM PST 24 Feb 21 12:51:38 PM PST 24 13980253 ps
T867 /workspace/coverage/cover_reg_top/19.clkmgr_csr_mem_rw_with_rand_reset.2934075660 Feb 21 12:52:03 PM PST 24 Feb 21 12:52:05 PM PST 24 43155525 ps
T71 /workspace/coverage/cover_reg_top/9.clkmgr_same_csr_outstanding.4013293263 Feb 21 12:51:36 PM PST 24 Feb 21 12:51:38 PM PST 24 30307689 ps
T868 /workspace/coverage/cover_reg_top/18.clkmgr_csr_mem_rw_with_rand_reset.339584367 Feb 21 12:52:05 PM PST 24 Feb 21 12:52:07 PM PST 24 208491430 ps
T869 /workspace/coverage/cover_reg_top/9.clkmgr_csr_mem_rw_with_rand_reset.808640737 Feb 21 12:51:36 PM PST 24 Feb 21 12:51:38 PM PST 24 25001754 ps
T870 /workspace/coverage/cover_reg_top/43.clkmgr_intr_test.2250812780 Feb 21 12:52:15 PM PST 24 Feb 21 12:52:16 PM PST 24 38357649 ps
T871 /workspace/coverage/cover_reg_top/0.clkmgr_csr_bit_bash.3586173854 Feb 21 12:51:02 PM PST 24 Feb 21 12:51:10 PM PST 24 410764889 ps
T104 /workspace/coverage/cover_reg_top/16.clkmgr_tl_intg_err.3606609780 Feb 21 12:52:00 PM PST 24 Feb 21 12:52:03 PM PST 24 114117561 ps
T872 /workspace/coverage/cover_reg_top/12.clkmgr_intr_test.1872287863 Feb 21 12:51:50 PM PST 24 Feb 21 12:51:51 PM PST 24 38253318 ps
T873 /workspace/coverage/cover_reg_top/32.clkmgr_intr_test.2768084069 Feb 21 12:52:14 PM PST 24 Feb 21 12:52:15 PM PST 24 36594944 ps
T874 /workspace/coverage/cover_reg_top/0.clkmgr_tl_errors.4023090359 Feb 21 12:50:44 PM PST 24 Feb 21 12:50:49 PM PST 24 546374606 ps
T875 /workspace/coverage/cover_reg_top/13.clkmgr_intr_test.3918944659 Feb 21 12:51:49 PM PST 24 Feb 21 12:51:50 PM PST 24 34993555 ps
T60 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors.3984560567 Feb 21 12:51:49 PM PST 24 Feb 21 12:51:51 PM PST 24 119633712 ps
T876 /workspace/coverage/cover_reg_top/11.clkmgr_intr_test.2603063198 Feb 21 12:51:52 PM PST 24 Feb 21 12:51:53 PM PST 24 32622018 ps
T877 /workspace/coverage/cover_reg_top/11.clkmgr_csr_mem_rw_with_rand_reset.2430734656 Feb 21 12:51:56 PM PST 24 Feb 21 12:51:59 PM PST 24 140122462 ps
T878 /workspace/coverage/cover_reg_top/13.clkmgr_tl_errors.2495515701 Feb 21 12:51:48 PM PST 24 Feb 21 12:51:50 PM PST 24 173176929 ps
T879 /workspace/coverage/cover_reg_top/1.clkmgr_csr_hw_reset.2722415032 Feb 21 12:51:02 PM PST 24 Feb 21 12:51:04 PM PST 24 24997003 ps
T59 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors.321704049 Feb 21 12:51:23 PM PST 24 Feb 21 12:51:25 PM PST 24 42455253 ps
T113 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors.1789179853 Feb 21 12:51:35 PM PST 24 Feb 21 12:51:37 PM PST 24 111199251 ps
T114 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors.1188685831 Feb 21 12:51:14 PM PST 24 Feb 21 12:51:16 PM PST 24 133071374 ps
T880 /workspace/coverage/cover_reg_top/41.clkmgr_intr_test.1854742591 Feb 21 12:52:13 PM PST 24 Feb 21 12:52:15 PM PST 24 12618034 ps
T115 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors.446423842 Feb 21 12:51:24 PM PST 24 Feb 21 12:51:26 PM PST 24 131460797 ps
T881 /workspace/coverage/cover_reg_top/12.clkmgr_csr_rw.3367018968 Feb 21 12:51:52 PM PST 24 Feb 21 12:51:54 PM PST 24 54905649 ps
T72 /workspace/coverage/cover_reg_top/2.clkmgr_same_csr_outstanding.1121293872 Feb 21 12:51:11 PM PST 24 Feb 21 12:51:13 PM PST 24 80918418 ps
T882 /workspace/coverage/cover_reg_top/15.clkmgr_tl_errors.2871571681 Feb 21 12:51:50 PM PST 24 Feb 21 12:51:53 PM PST 24 29760186 ps
T883 /workspace/coverage/cover_reg_top/4.clkmgr_tl_intg_err.517335609 Feb 21 12:51:16 PM PST 24 Feb 21 12:51:20 PM PST 24 316012562 ps
T884 /workspace/coverage/cover_reg_top/2.clkmgr_intr_test.680779547 Feb 21 12:51:11 PM PST 24 Feb 21 12:51:12 PM PST 24 29276584 ps
T885 /workspace/coverage/cover_reg_top/18.clkmgr_intr_test.3195341253 Feb 21 12:51:59 PM PST 24 Feb 21 12:52:00 PM PST 24 31160519 ps
T73 /workspace/coverage/cover_reg_top/9.clkmgr_csr_rw.2893530255 Feb 21 12:51:36 PM PST 24 Feb 21 12:51:37 PM PST 24 23871320 ps
T74 /workspace/coverage/cover_reg_top/15.clkmgr_same_csr_outstanding.2913199362 Feb 21 12:52:00 PM PST 24 Feb 21 12:52:01 PM PST 24 86181938 ps
T116 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors_with_csr_rw.997670148 Feb 21 12:51:34 PM PST 24 Feb 21 12:51:36 PM PST 24 133843758 ps
T124 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors.3827267588 Feb 21 12:50:47 PM PST 24 Feb 21 12:50:49 PM PST 24 144857877 ps
T886 /workspace/coverage/cover_reg_top/6.clkmgr_same_csr_outstanding.546776833 Feb 21 12:51:22 PM PST 24 Feb 21 12:51:24 PM PST 24 37869166 ps
T887 /workspace/coverage/cover_reg_top/21.clkmgr_intr_test.298674547 Feb 21 12:52:02 PM PST 24 Feb 21 12:52:03 PM PST 24 22759734 ps
T888 /workspace/coverage/cover_reg_top/3.clkmgr_same_csr_outstanding.3627276834 Feb 21 12:51:15 PM PST 24 Feb 21 12:51:16 PM PST 24 43163722 ps
T889 /workspace/coverage/cover_reg_top/11.clkmgr_same_csr_outstanding.735236919 Feb 21 12:51:55 PM PST 24 Feb 21 12:51:57 PM PST 24 63519608 ps
T890 /workspace/coverage/cover_reg_top/46.clkmgr_intr_test.1881406183 Feb 21 12:52:13 PM PST 24 Feb 21 12:52:14 PM PST 24 34571902 ps
T891 /workspace/coverage/cover_reg_top/34.clkmgr_intr_test.1116894497 Feb 21 12:52:18 PM PST 24 Feb 21 12:52:19 PM PST 24 12898709 ps
T892 /workspace/coverage/cover_reg_top/45.clkmgr_intr_test.2529727039 Feb 21 12:52:13 PM PST 24 Feb 21 12:52:14 PM PST 24 23703332 ps
T893 /workspace/coverage/cover_reg_top/47.clkmgr_intr_test.984011910 Feb 21 12:52:13 PM PST 24 Feb 21 12:52:14 PM PST 24 14468126 ps
T894 /workspace/coverage/cover_reg_top/5.clkmgr_intr_test.772074563 Feb 21 12:51:22 PM PST 24 Feb 21 12:51:23 PM PST 24 37974416 ps
T895 /workspace/coverage/cover_reg_top/6.clkmgr_csr_mem_rw_with_rand_reset.2009641855 Feb 21 12:51:22 PM PST 24 Feb 21 12:51:25 PM PST 24 38305525 ps
T896 /workspace/coverage/cover_reg_top/6.clkmgr_csr_rw.2347248534 Feb 21 12:51:22 PM PST 24 Feb 21 12:51:24 PM PST 24 33712682 ps
T897 /workspace/coverage/cover_reg_top/1.clkmgr_same_csr_outstanding.3988920476 Feb 21 12:51:08 PM PST 24 Feb 21 12:51:09 PM PST 24 36959035 ps
T898 /workspace/coverage/cover_reg_top/0.clkmgr_same_csr_outstanding.2773965563 Feb 21 12:51:07 PM PST 24 Feb 21 12:51:09 PM PST 24 59719697 ps
T899 /workspace/coverage/cover_reg_top/14.clkmgr_csr_mem_rw_with_rand_reset.2590414171 Feb 21 12:51:50 PM PST 24 Feb 21 12:51:52 PM PST 24 107099964 ps
T117 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors.1721344460 Feb 21 12:51:03 PM PST 24 Feb 21 12:51:05 PM PST 24 237803807 ps
T125 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors_with_csr_rw.1785817726 Feb 21 12:51:12 PM PST 24 Feb 21 12:51:14 PM PST 24 72826050 ps
T96 /workspace/coverage/cover_reg_top/3.clkmgr_tl_intg_err.3782944572 Feb 21 12:51:11 PM PST 24 Feb 21 12:51:15 PM PST 24 237687905 ps
T118 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors_with_csr_rw.1223713 Feb 21 12:51:50 PM PST 24 Feb 21 12:51:54 PM PST 24 169207639 ps
T900 /workspace/coverage/cover_reg_top/17.clkmgr_same_csr_outstanding.1233024887 Feb 21 12:52:06 PM PST 24 Feb 21 12:52:07 PM PST 24 26928424 ps
T120 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors_with_csr_rw.2039240301 Feb 21 12:51:15 PM PST 24 Feb 21 12:51:19 PM PST 24 161829388 ps
T901 /workspace/coverage/cover_reg_top/38.clkmgr_intr_test.289027497 Feb 21 12:52:15 PM PST 24 Feb 21 12:52:16 PM PST 24 11077726 ps
T101 /workspace/coverage/cover_reg_top/15.clkmgr_tl_intg_err.1967559104 Feb 21 12:51:48 PM PST 24 Feb 21 12:51:50 PM PST 24 55542176 ps
T902 /workspace/coverage/cover_reg_top/35.clkmgr_intr_test.864752415 Feb 21 12:52:13 PM PST 24 Feb 21 12:52:14 PM PST 24 16625056 ps
T903 /workspace/coverage/cover_reg_top/4.clkmgr_same_csr_outstanding.519631281 Feb 21 12:51:15 PM PST 24 Feb 21 12:51:17 PM PST 24 433439033 ps
T904 /workspace/coverage/cover_reg_top/44.clkmgr_intr_test.2990953122 Feb 21 12:52:14 PM PST 24 Feb 21 12:52:15 PM PST 24 15774989 ps
T905 /workspace/coverage/cover_reg_top/10.clkmgr_tl_errors.1962542577 Feb 21 12:51:40 PM PST 24 Feb 21 12:51:43 PM PST 24 74882445 ps
T906 /workspace/coverage/cover_reg_top/5.clkmgr_tl_errors.2395703632 Feb 21 12:51:22 PM PST 24 Feb 21 12:51:25 PM PST 24 36883620 ps
T907 /workspace/coverage/cover_reg_top/15.clkmgr_csr_mem_rw_with_rand_reset.757240632 Feb 21 12:52:03 PM PST 24 Feb 21 12:52:05 PM PST 24 40738866 ps
T908 /workspace/coverage/cover_reg_top/27.clkmgr_intr_test.7039342 Feb 21 12:52:04 PM PST 24 Feb 21 12:52:06 PM PST 24 17435537 ps
T909 /workspace/coverage/cover_reg_top/2.clkmgr_tl_errors.2149365147 Feb 21 12:51:07 PM PST 24 Feb 21 12:51:10 PM PST 24 45895576 ps
T910 /workspace/coverage/cover_reg_top/10.clkmgr_same_csr_outstanding.2377444703 Feb 21 12:51:40 PM PST 24 Feb 21 12:51:42 PM PST 24 182055814 ps
T911 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors_with_csr_rw.1379102406 Feb 21 12:50:49 PM PST 24 Feb 21 12:50:52 PM PST 24 324051605 ps
T121 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors_with_csr_rw.949011105 Feb 21 12:51:49 PM PST 24 Feb 21 12:51:57 PM PST 24 2060164354 ps
T912 /workspace/coverage/cover_reg_top/2.clkmgr_csr_mem_rw_with_rand_reset.1644275690 Feb 21 12:51:14 PM PST 24 Feb 21 12:51:16 PM PST 24 78073074 ps
T913 /workspace/coverage/cover_reg_top/30.clkmgr_intr_test.558410475 Feb 21 12:52:23 PM PST 24 Feb 21 12:52:24 PM PST 24 13587348 ps
T914 /workspace/coverage/cover_reg_top/8.clkmgr_csr_mem_rw_with_rand_reset.2515726787 Feb 21 12:51:34 PM PST 24 Feb 21 12:51:36 PM PST 24 29342056 ps
T128 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors_with_csr_rw.2944437898 Feb 21 12:52:04 PM PST 24 Feb 21 12:52:07 PM PST 24 104140764 ps
T915 /workspace/coverage/cover_reg_top/37.clkmgr_intr_test.432151201 Feb 21 12:52:21 PM PST 24 Feb 21 12:52:22 PM PST 24 45685917 ps
T916 /workspace/coverage/cover_reg_top/14.clkmgr_csr_rw.3099723486 Feb 21 12:51:49 PM PST 24 Feb 21 12:51:50 PM PST 24 53224857 ps
T917 /workspace/coverage/cover_reg_top/10.clkmgr_csr_mem_rw_with_rand_reset.3425750348 Feb 21 12:51:37 PM PST 24 Feb 21 12:51:39 PM PST 24 36239203 ps
T122 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors.3264642615 Feb 21 12:51:19 PM PST 24 Feb 21 12:51:22 PM PST 24 201441206 ps
T918 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors_with_csr_rw.3743403029 Feb 21 12:51:24 PM PST 24 Feb 21 12:51:28 PM PST 24 274318220 ps
T919 /workspace/coverage/cover_reg_top/8.clkmgr_csr_rw.4254295303 Feb 21 12:51:36 PM PST 24 Feb 21 12:51:37 PM PST 24 129566148 ps
T920 /workspace/coverage/cover_reg_top/16.clkmgr_same_csr_outstanding.1776700228 Feb 21 12:52:06 PM PST 24 Feb 21 12:52:07 PM PST 24 45019720 ps
T921 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors_with_csr_rw.3915314258 Feb 21 12:51:22 PM PST 24 Feb 21 12:51:26 PM PST 24 155918047 ps
T127 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors.4134120602 Feb 21 12:51:34 PM PST 24 Feb 21 12:51:37 PM PST 24 838513613 ps
T102 /workspace/coverage/cover_reg_top/0.clkmgr_tl_intg_err.1982833390 Feb 21 12:50:47 PM PST 24 Feb 21 12:50:50 PM PST 24 80198994 ps
T922 /workspace/coverage/cover_reg_top/39.clkmgr_intr_test.4224553517 Feb 21 12:52:18 PM PST 24 Feb 21 12:52:20 PM PST 24 29993652 ps
T923 /workspace/coverage/cover_reg_top/8.clkmgr_same_csr_outstanding.707014667 Feb 21 12:51:37 PM PST 24 Feb 21 12:51:40 PM PST 24 383457216 ps
T105 /workspace/coverage/cover_reg_top/8.clkmgr_tl_intg_err.2989691355 Feb 21 12:51:35 PM PST 24 Feb 21 12:51:37 PM PST 24 238849132 ps
T924 /workspace/coverage/cover_reg_top/4.clkmgr_csr_aliasing.2071144411 Feb 21 12:51:14 PM PST 24 Feb 21 12:51:19 PM PST 24 1365591909 ps
T925 /workspace/coverage/cover_reg_top/13.clkmgr_tl_intg_err.4251254534 Feb 21 12:51:48 PM PST 24 Feb 21 12:51:51 PM PST 24 116986655 ps
T126 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors.815340778 Feb 21 12:51:50 PM PST 24 Feb 21 12:51:53 PM PST 24 204292532 ps
T926 /workspace/coverage/cover_reg_top/16.clkmgr_csr_rw.3634871118 Feb 21 12:51:58 PM PST 24 Feb 21 12:52:00 PM PST 24 44157784 ps
T927 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors_with_csr_rw.1138728116 Feb 21 12:51:22 PM PST 24 Feb 21 12:51:28 PM PST 24 881227426 ps
T928 /workspace/coverage/cover_reg_top/15.clkmgr_intr_test.2425724655 Feb 21 12:51:49 PM PST 24 Feb 21 12:51:50 PM PST 24 36261740 ps
T929 /workspace/coverage/cover_reg_top/0.clkmgr_intr_test.72883738 Feb 21 12:50:44 PM PST 24 Feb 21 12:50:46 PM PST 24 17835959 ps
T930 /workspace/coverage/cover_reg_top/19.clkmgr_intr_test.3611775500 Feb 21 12:52:04 PM PST 24 Feb 21 12:52:05 PM PST 24 25544364 ps
T931 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors.404053810 Feb 21 12:51:16 PM PST 24 Feb 21 12:51:17 PM PST 24 83716539 ps
T932 /workspace/coverage/cover_reg_top/4.clkmgr_tl_errors.3321142562 Feb 21 12:51:17 PM PST 24 Feb 21 12:51:20 PM PST 24 292949847 ps
T933 /workspace/coverage/cover_reg_top/40.clkmgr_intr_test.3808468910 Feb 21 12:52:17 PM PST 24 Feb 21 12:52:18 PM PST 24 30662482 ps
T934 /workspace/coverage/cover_reg_top/6.clkmgr_tl_errors.2805945104 Feb 21 12:51:23 PM PST 24 Feb 21 12:51:26 PM PST 24 112353064 ps
T935 /workspace/coverage/cover_reg_top/14.clkmgr_tl_errors.1947901114 Feb 21 12:51:49 PM PST 24 Feb 21 12:51:52 PM PST 24 113860411 ps
T936 /workspace/coverage/cover_reg_top/18.clkmgr_csr_rw.161068841 Feb 21 12:52:00 PM PST 24 Feb 21 12:52:01 PM PST 24 39642488 ps
T937 /workspace/coverage/cover_reg_top/5.clkmgr_same_csr_outstanding.620377752 Feb 21 12:51:24 PM PST 24 Feb 21 12:51:26 PM PST 24 76861959 ps
T938 /workspace/coverage/cover_reg_top/1.clkmgr_tl_errors.3162650080 Feb 21 12:51:08 PM PST 24 Feb 21 12:51:10 PM PST 24 159925324 ps
T939 /workspace/coverage/cover_reg_top/11.clkmgr_tl_errors.536019918 Feb 21 12:51:51 PM PST 24 Feb 21 12:51:55 PM PST 24 116780794 ps
T940 /workspace/coverage/cover_reg_top/36.clkmgr_intr_test.3093784249 Feb 21 12:52:12 PM PST 24 Feb 21 12:52:13 PM PST 24 34101456 ps
T941 /workspace/coverage/cover_reg_top/11.clkmgr_csr_rw.2426086795 Feb 21 12:51:51 PM PST 24 Feb 21 12:51:52 PM PST 24 57798987 ps
T942 /workspace/coverage/cover_reg_top/4.clkmgr_csr_mem_rw_with_rand_reset.3145000794 Feb 21 12:51:14 PM PST 24 Feb 21 12:51:16 PM PST 24 179218005 ps
T943 /workspace/coverage/cover_reg_top/1.clkmgr_csr_bit_bash.2375389351 Feb 21 12:51:06 PM PST 24 Feb 21 12:51:12 PM PST 24 412912332 ps
T944 /workspace/coverage/cover_reg_top/18.clkmgr_tl_errors.2867054306 Feb 21 12:52:06 PM PST 24 Feb 21 12:52:08 PM PST 24 44117988 ps
T945 /workspace/coverage/cover_reg_top/9.clkmgr_tl_errors.2994221402 Feb 21 12:51:37 PM PST 24 Feb 21 12:51:40 PM PST 24 38183042 ps
T946 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors_with_csr_rw.1581435611 Feb 21 12:51:59 PM PST 24 Feb 21 12:52:02 PM PST 24 272534672 ps
T947 /workspace/coverage/cover_reg_top/3.clkmgr_csr_rw.2631747758 Feb 21 12:51:15 PM PST 24 Feb 21 12:51:16 PM PST 24 43354048 ps
T948 /workspace/coverage/cover_reg_top/9.clkmgr_intr_test.4106812081 Feb 21 12:51:38 PM PST 24 Feb 21 12:51:40 PM PST 24 103483074 ps
T155 /workspace/coverage/cover_reg_top/17.clkmgr_tl_intg_err.2088969209 Feb 21 12:52:03 PM PST 24 Feb 21 12:52:06 PM PST 24 311753404 ps
T949 /workspace/coverage/cover_reg_top/33.clkmgr_intr_test.2898787494 Feb 21 12:52:17 PM PST 24 Feb 21 12:52:18 PM PST 24 20958342 ps
T950 /workspace/coverage/cover_reg_top/42.clkmgr_intr_test.3049182224 Feb 21 12:52:14 PM PST 24 Feb 21 12:52:16 PM PST 24 51343728 ps
T951 /workspace/coverage/cover_reg_top/0.clkmgr_csr_hw_reset.2880822173 Feb 21 12:50:43 PM PST 24 Feb 21 12:50:45 PM PST 24 56138979 ps
T952 /workspace/coverage/cover_reg_top/16.clkmgr_csr_mem_rw_with_rand_reset.1504272894 Feb 21 12:52:00 PM PST 24 Feb 21 12:52:02 PM PST 24 24490844 ps
T953 /workspace/coverage/cover_reg_top/1.clkmgr_csr_aliasing.2523840660 Feb 21 12:51:11 PM PST 24 Feb 21 12:51:14 PM PST 24 453681553 ps
T954 /workspace/coverage/cover_reg_top/29.clkmgr_intr_test.2934946973 Feb 21 12:52:18 PM PST 24 Feb 21 12:52:19 PM PST 24 21724073 ps
T955 /workspace/coverage/cover_reg_top/13.clkmgr_same_csr_outstanding.1391615210 Feb 21 12:51:52 PM PST 24 Feb 21 12:51:54 PM PST 24 22621873 ps
T956 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors_with_csr_rw.4039023886 Feb 21 12:51:17 PM PST 24 Feb 21 12:51:19 PM PST 24 363288434 ps
T103 /workspace/coverage/cover_reg_top/7.clkmgr_tl_intg_err.3690693642 Feb 21 12:51:22 PM PST 24 Feb 21 12:51:27 PM PST 24 342355260 ps
T957 /workspace/coverage/cover_reg_top/3.clkmgr_csr_hw_reset.3482593061 Feb 21 12:51:15 PM PST 24 Feb 21 12:51:16 PM PST 24 44321986 ps
T119 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors.2193967122 Feb 21 12:51:50 PM PST 24 Feb 21 12:51:53 PM PST 24 149126761 ps
T958 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors_with_csr_rw.3327511673 Feb 21 12:51:01 PM PST 24 Feb 21 12:51:04 PM PST 24 119643696 ps
T959 /workspace/coverage/cover_reg_top/24.clkmgr_intr_test.1651245231 Feb 21 12:52:04 PM PST 24 Feb 21 12:52:06 PM PST 24 108360533 ps
T960 /workspace/coverage/cover_reg_top/0.clkmgr_csr_mem_rw_with_rand_reset.2577762251 Feb 21 12:51:03 PM PST 24 Feb 21 12:51:05 PM PST 24 48846911 ps
T961 /workspace/coverage/cover_reg_top/22.clkmgr_intr_test.3533282846 Feb 21 12:51:59 PM PST 24 Feb 21 12:52:00 PM PST 24 17058703 ps
T962 /workspace/coverage/cover_reg_top/3.clkmgr_tl_errors.252994648 Feb 21 12:51:12 PM PST 24 Feb 21 12:51:15 PM PST 24 93779612 ps
T963 /workspace/coverage/cover_reg_top/16.clkmgr_tl_errors.4204885611 Feb 21 12:51:59 PM PST 24 Feb 21 12:52:02 PM PST 24 53116266 ps
T964 /workspace/coverage/cover_reg_top/0.clkmgr_csr_aliasing.801445278 Feb 21 12:51:05 PM PST 24 Feb 21 12:51:07 PM PST 24 50694706 ps
T965 /workspace/coverage/cover_reg_top/18.clkmgr_same_csr_outstanding.1701840671 Feb 21 12:52:03 PM PST 24 Feb 21 12:52:05 PM PST 24 386482405 ps
T966 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors_with_csr_rw.3595385860 Feb 21 12:51:52 PM PST 24 Feb 21 12:51:56 PM PST 24 150288667 ps
T967 /workspace/coverage/cover_reg_top/16.clkmgr_intr_test.1378180182 Feb 21 12:52:02 PM PST 24 Feb 21 12:52:04 PM PST 24 14361883 ps
T968 /workspace/coverage/cover_reg_top/4.clkmgr_csr_bit_bash.53728186 Feb 21 12:51:15 PM PST 24 Feb 21 12:51:30 PM PST 24 3164664853 ps
T969 /workspace/coverage/cover_reg_top/20.clkmgr_intr_test.1745973569 Feb 21 12:52:03 PM PST 24 Feb 21 12:52:04 PM PST 24 37693057 ps
T970 /workspace/coverage/cover_reg_top/12.clkmgr_tl_errors.1425982009 Feb 21 12:51:52 PM PST 24 Feb 21 12:51:57 PM PST 24 130838396 ps
T971 /workspace/coverage/cover_reg_top/10.clkmgr_intr_test.2443249788 Feb 21 12:51:40 PM PST 24 Feb 21 12:51:41 PM PST 24 29584438 ps
T972 /workspace/coverage/cover_reg_top/4.clkmgr_csr_rw.3306230074 Feb 21 12:51:16 PM PST 24 Feb 21 12:51:17 PM PST 24 29586269 ps
T973 /workspace/coverage/cover_reg_top/12.clkmgr_same_csr_outstanding.2791825728 Feb 21 12:51:49 PM PST 24 Feb 21 12:51:51 PM PST 24 31242715 ps
T974 /workspace/coverage/cover_reg_top/17.clkmgr_csr_mem_rw_with_rand_reset.4173769758 Feb 21 12:51:57 PM PST 24 Feb 21 12:51:59 PM PST 24 19466287 ps
T975 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors.86497656 Feb 21 12:52:01 PM PST 24 Feb 21 12:52:03 PM PST 24 94838251 ps
T976 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors_with_csr_rw.242303237 Feb 21 12:52:05 PM PST 24 Feb 21 12:52:08 PM PST 24 140065212 ps
T977 /workspace/coverage/cover_reg_top/26.clkmgr_intr_test.81394886 Feb 21 12:52:04 PM PST 24 Feb 21 12:52:05 PM PST 24 13176403 ps
T978 /workspace/coverage/cover_reg_top/19.clkmgr_same_csr_outstanding.1251263447 Feb 21 12:52:02 PM PST 24 Feb 21 12:52:04 PM PST 24 151756232 ps
T979 /workspace/coverage/cover_reg_top/13.clkmgr_csr_mem_rw_with_rand_reset.3501045250 Feb 21 12:51:50 PM PST 24 Feb 21 12:51:52 PM PST 24 352690095 ps
T980 /workspace/coverage/cover_reg_top/7.clkmgr_same_csr_outstanding.568194530 Feb 21 12:51:35 PM PST 24 Feb 21 12:51:36 PM PST 24 103896081 ps
T981 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors_with_csr_rw.875535503 Feb 21 12:51:37 PM PST 24 Feb 21 12:51:40 PM PST 24 240991065 ps
T982 /workspace/coverage/cover_reg_top/2.clkmgr_csr_bit_bash.920514283 Feb 21 12:51:10 PM PST 24 Feb 21 12:51:15 PM PST 24 830684882 ps
T983 /workspace/coverage/cover_reg_top/3.clkmgr_csr_mem_rw_with_rand_reset.3574786731 Feb 21 12:51:16 PM PST 24 Feb 21 12:51:18 PM PST 24 150282415 ps
T984 /workspace/coverage/cover_reg_top/8.clkmgr_tl_errors.3498170194 Feb 21 12:51:34 PM PST 24 Feb 21 12:51:37 PM PST 24 96562666 ps
T985 /workspace/coverage/cover_reg_top/13.clkmgr_csr_rw.644121187 Feb 21 12:51:47 PM PST 24 Feb 21 12:51:48 PM PST 24 15810659 ps
T97 /workspace/coverage/cover_reg_top/9.clkmgr_tl_intg_err.1490467092 Feb 21 12:51:34 PM PST 24 Feb 21 12:51:38 PM PST 24 150593350 ps
T986 /workspace/coverage/cover_reg_top/17.clkmgr_intr_test.1604220396 Feb 21 12:52:03 PM PST 24 Feb 21 12:52:05 PM PST 24 38192310 ps
T123 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors.444881469 Feb 21 12:52:03 PM PST 24 Feb 21 12:52:05 PM PST 24 160353218 ps
T987 /workspace/coverage/cover_reg_top/25.clkmgr_intr_test.2542959219 Feb 21 12:52:05 PM PST 24 Feb 21 12:52:06 PM PST 24 29300004 ps
T988 /workspace/coverage/cover_reg_top/2.clkmgr_csr_hw_reset.2584032183 Feb 21 12:51:02 PM PST 24 Feb 21 12:51:03 PM PST 24 43499455 ps
T989 /workspace/coverage/cover_reg_top/0.clkmgr_csr_rw.1688142915 Feb 21 12:51:03 PM PST 24 Feb 21 12:51:04 PM PST 24 15185412 ps
T990 /workspace/coverage/cover_reg_top/10.clkmgr_csr_rw.289481540 Feb 21 12:51:37 PM PST 24 Feb 21 12:51:38 PM PST 24 18556348 ps
T98 /workspace/coverage/cover_reg_top/14.clkmgr_tl_intg_err.2093851520 Feb 21 12:51:52 PM PST 24 Feb 21 12:51:58 PM PST 24 877865212 ps
T991 /workspace/coverage/cover_reg_top/19.clkmgr_tl_errors.3064638731 Feb 21 12:52:02 PM PST 24 Feb 21 12:52:05 PM PST 24 277832562 ps
T157 /workspace/coverage/cover_reg_top/12.clkmgr_tl_intg_err.3560956289 Feb 21 12:51:55 PM PST 24 Feb 21 12:51:58 PM PST 24 55685204 ps
T106 /workspace/coverage/cover_reg_top/10.clkmgr_tl_intg_err.3900390832 Feb 21 12:51:37 PM PST 24 Feb 21 12:51:39 PM PST 24 78595640 ps
T992 /workspace/coverage/cover_reg_top/2.clkmgr_tl_intg_err.1638774277 Feb 21 12:51:07 PM PST 24 Feb 21 12:51:09 PM PST 24 102966814 ps
T993 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors.3898126938 Feb 21 12:52:03 PM PST 24 Feb 21 12:52:06 PM PST 24 316722873 ps
T994 /workspace/coverage/cover_reg_top/7.clkmgr_tl_errors.3836496079 Feb 21 12:51:23 PM PST 24 Feb 21 12:51:27 PM PST 24 474755358 ps
T995 /workspace/coverage/cover_reg_top/7.clkmgr_csr_rw.1485704582 Feb 21 12:51:24 PM PST 24 Feb 21 12:51:25 PM PST 24 25430523 ps
T996 /workspace/coverage/cover_reg_top/14.clkmgr_same_csr_outstanding.2494666932 Feb 21 12:51:48 PM PST 24 Feb 21 12:51:50 PM PST 24 67344116 ps
T997 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors.3532593591 Feb 21 12:51:37 PM PST 24 Feb 21 12:51:40 PM PST 24 195808628 ps
T998 /workspace/coverage/cover_reg_top/2.clkmgr_csr_aliasing.1528438475 Feb 21 12:51:09 PM PST 24 Feb 21 12:51:11 PM PST 24 51759360 ps
T999 /workspace/coverage/cover_reg_top/28.clkmgr_intr_test.1441512910 Feb 21 12:52:15 PM PST 24 Feb 21 12:52:17 PM PST 24 13420636 ps
T1000 /workspace/coverage/cover_reg_top/7.clkmgr_csr_mem_rw_with_rand_reset.3747740958 Feb 21 12:51:35 PM PST 24 Feb 21 12:51:36 PM PST 24 87689335 ps
T1001 /workspace/coverage/cover_reg_top/5.clkmgr_tl_intg_err.852448956 Feb 21 12:51:25 PM PST 24 Feb 21 12:51:27 PM PST 24 231422755 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%