Cond split page
dashboard | hierarchy | modlist | groups | tests | asserts
Go back
 LINE       695
 SUB-EXPRESSION (send_rescmd && cmd_sent)
                 -----1-----    ----2---
-1--2-StatusTests
01CoveredT13,T14,T24
10CoveredT21,T22,T23
11CoveredT21,T22,T23

 LINE       699
 EXPRESSION (max_reqs_cnt == '0)
            ----------1---------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       702
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[CmdFifoCnt])) ? '0 : ((cmd_fifo_rst_fo[3] || main_sm_done_pulse) ? '0 : (capt_gencmd_fifo_cnt ? sfifo_gencmd_depth : (capt_rescmd_fifo_cnt ? sfifo_rescmd_depth : ((send_gencmd || boot_send_gencmd || send_rescmd) ? ((cmd_fifo_cnt_q - 1)) : cmd_fifo_cnt_q)))))
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       702
 SUB-EXPRESSION 
 Number  Term
      1  (cmd_fifo_rst_fo[3] || main_sm_done_pulse) ? '0 : (capt_gencmd_fifo_cnt ? sfifo_gencmd_depth : (capt_rescmd_fifo_cnt ? sfifo_rescmd_depth : ((send_gencmd || boot_send_gencmd || send_rescmd) ? ((cmd_fifo_cnt_q - 1)) : cmd_fifo_cnt_q))))
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       702
 SUB-EXPRESSION (cmd_fifo_rst_fo[3] || main_sm_done_pulse)
                 ---------1--------    ---------2--------
-1--2-StatusTests
00CoveredT13,T14,T15
01CoveredT13,T14,T15
10CoveredT15,T40,T43

 LINE       702
 SUB-EXPRESSION 
 Number  Term
      1  capt_gencmd_fifo_cnt ? sfifo_gencmd_depth : (capt_rescmd_fifo_cnt ? sfifo_rescmd_depth : ((send_gencmd || boot_send_gencmd || send_rescmd) ? ((cmd_fifo_cnt_q - 1)) : cmd_fifo_cnt_q)))
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T24

 LINE       702
 SUB-EXPRESSION (capt_rescmd_fifo_cnt ? sfifo_rescmd_depth : ((send_gencmd || boot_send_gencmd || send_rescmd) ? ((cmd_fifo_cnt_q - 1)) : cmd_fifo_cnt_q))
                 ----------1---------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT21,T22,T23

 LINE       702
 SUB-EXPRESSION ((send_gencmd || boot_send_gencmd || send_rescmd) ? ((cmd_fifo_cnt_q - 1)) : cmd_fifo_cnt_q)
                 ------------------------1-----------------------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T24

 LINE       702
 SUB-EXPRESSION (send_gencmd || boot_send_gencmd || send_rescmd)
                 -----1-----    --------2-------    -----3-----
-1--2--3-StatusTests
000CoveredT13,T14,T15
001CoveredT21,T22,T23
010CoveredT13,T14,T24
100CoveredT21,T22,T23

 LINE       710
 EXPRESSION (cmd_fifo_cnt_q == 4'(1))
            ------------1------------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T24

 LINE       756
 EXPRESSION (((!packer_ep_rvalid[0])) && edn_i[0].edn_req)
             ------------1-----------    --------2-------
-1--2-StatusTests
01CoveredT13,T14,T24
10CoveredT13,T14,T15
11CoveredT13,T14,T24

 LINE       756
 EXPRESSION (((!packer_ep_rvalid[1])) && edn_i[1].edn_req)
             ------------1-----------    --------2-------
-1--2-StatusTests
01CoveredT13,T14,T24
10CoveredT13,T14,T15
11CoveredT13,T14,T24

 LINE       756
 EXPRESSION (((!packer_ep_rvalid[2])) && edn_i[2].edn_req)
             ------------1-----------    --------2-------
-1--2-StatusTests
01CoveredT13,T14,T24
10CoveredT13,T14,T15
11CoveredT13,T14,T24

 LINE       756
 EXPRESSION (((!packer_ep_rvalid[3])) && edn_i[3].edn_req)
             ------------1-----------    --------2-------
-1--2-StatusTests
01CoveredT13,T14,T24
10CoveredT13,T14,T15
11CoveredT13,T14,T24

 LINE       756
 EXPRESSION (((!packer_ep_rvalid[4])) && edn_i[4].edn_req)
             ------------1-----------    --------2-------
-1--2-StatusTests
01CoveredT13,T14,T15
10CoveredT13,T14,T15
11CoveredT13,T14,T15

 LINE       756
 EXPRESSION (((!packer_ep_rvalid[5])) && edn_i[5].edn_req)
             ------------1-----------    --------2-------
-1--2-StatusTests
01CoveredT13,T14,T24
10CoveredT13,T14,T15
11CoveredT13,T14,T24

 LINE       756
 EXPRESSION (((!packer_ep_rvalid[6])) && edn_i[6].edn_req)
             ------------1-----------    --------2-------
-1--2-StatusTests
01CoveredT26,T27,T28
10CoveredT13,T14,T15
11CoveredT26,T27,T28

 LINE       787
 EXPRESSION (((!edn_enable_fo[CsrngFipsEn])) ? 1'b0 : ((packer_cs_push && packer_cs_wready) ? csrng_cmd_i.genbits_fips : csrng_fips_q))
             ---------------1---------------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       787
 SUB-EXPRESSION ((packer_cs_push && packer_cs_wready) ? csrng_cmd_i.genbits_fips : csrng_fips_q)
                 ------------------1-----------------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       787
 SUB-EXPRESSION (packer_cs_push && packer_cs_wready)
                 -------1------    --------2-------
-1--2-StatusTests
01CoveredT13,T14,T15
10CoveredT13,T14,T15
11CoveredT13,T14,T15

 LINE       802
 EXPRESSION (packer_cs_rvalid && packer_cs_rready)
             --------1-------    --------2-------
-1--2-StatusTests
01CoveredT13,T14,T24
10CoveredT15,T16,T40
11CoveredT13,T14,T15

 LINE       804
 EXPRESSION (cs_rdata_capt_vld ? packer_cs_rdata[63:0] : cs_rdata_capt_q)
             --------1--------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       806
 EXPRESSION (((!edn_enable_fo[CsrngDataVld])) ? 1'b0 : (cs_rdata_capt_vld ? 1'b1 : cs_rdata_capt_vld_q))
             ----------------1---------------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       806
 SUB-EXPRESSION (cs_rdata_capt_vld ? 1'b1 : cs_rdata_capt_vld_q)
                 --------1--------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       812
 EXPRESSION (cs_rdata_capt_vld && cs_rdata_capt_vld_q && (cs_rdata_capt_q == packer_cs_rdata[63:0]))
             --------1--------    ---------2---------    ---------------------3--------------------
-1--2--3-StatusTests
011CoveredT13,T14,T15
101Not Covered
110CoveredT13,T14,T24
111CoveredT15,T40,T43

 LINE       812
 SUB-EXPRESSION (cs_rdata_capt_q == packer_cs_rdata[63:0])
                ---------------------1--------------------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       855
 EXPRESSION (packer_arb_valid && packer_ep_wready[0] && packer_arb_gnt[0])
             --------1-------    ---------2---------    --------3--------
-1--2--3-StatusTests
011Not Covered
101Not Covered
110CoveredT13,T14,T15
111CoveredT13,T14,T24

 LINE       855
 EXPRESSION (packer_arb_valid && packer_ep_wready[1] && packer_arb_gnt[1])
             --------1-------    ---------2---------    --------3--------
-1--2--3-StatusTests
011Not Covered
101Not Covered
110CoveredT13,T14,T15
111CoveredT13,T14,T24

 LINE       855
 EXPRESSION (packer_arb_valid && packer_ep_wready[2] && packer_arb_gnt[2])
             --------1-------    ---------2---------    --------3--------
-1--2--3-StatusTests
011Not Covered
101Not Covered
110CoveredT13,T14,T15
111CoveredT13,T14,T24

 LINE       855
 EXPRESSION (packer_arb_valid && packer_ep_wready[3] && packer_arb_gnt[3])
             --------1-------    ---------2---------    --------3--------
-1--2--3-StatusTests
011Not Covered
101Not Covered
110CoveredT13,T14,T15
111CoveredT13,T14,T24

 LINE       855
 EXPRESSION (packer_arb_valid && packer_ep_wready[4] && packer_arb_gnt[4])
             --------1-------    ---------2---------    --------3--------
-1--2--3-StatusTests
011Not Covered
101Not Covered
110CoveredT13,T14,T24
111CoveredT13,T14,T15

 LINE       855
 EXPRESSION (packer_arb_valid && packer_ep_wready[5] && packer_arb_gnt[5])
             --------1-------    ---------2---------    --------3--------
-1--2--3-StatusTests
011Not Covered
101Not Covered
110CoveredT13,T14,T15
111CoveredT13,T14,T24

 LINE       855
 EXPRESSION (packer_arb_valid && packer_ep_wready[6] && packer_arb_gnt[6])
             --------1-------    ---------2---------    --------3--------
-1--2--3-StatusTests
011Not Covered
101Not Covered
110CoveredT13,T14,T15
111CoveredT26,T27,T28

 LINE       859
 EXPRESSION (packer_ep_clr[0] ? 1'b0 : ((packer_ep_push[0] && packer_ep_wready[0]) ? csrng_fips_q : edn_fips_q[0]))
             --------1-------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       859
 SUB-EXPRESSION ((packer_ep_push[0] && packer_ep_wready[0]) ? csrng_fips_q : edn_fips_q[0])
                 ---------------------1--------------------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T24

 LINE       859
 SUB-EXPRESSION (packer_ep_push[0] && packer_ep_wready[0])
                 --------1--------    ---------2---------
-1--2-StatusTests
01CoveredT13,T14,T15
10Not Covered
11CoveredT13,T14,T24

 LINE       859
 EXPRESSION (packer_ep_clr[1] ? 1'b0 : ((packer_ep_push[1] && packer_ep_wready[1]) ? csrng_fips_q : edn_fips_q[1]))
             --------1-------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       859
 SUB-EXPRESSION ((packer_ep_push[1] && packer_ep_wready[1]) ? csrng_fips_q : edn_fips_q[1])
                 ---------------------1--------------------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T24

 LINE       859
 SUB-EXPRESSION (packer_ep_push[1] && packer_ep_wready[1])
                 --------1--------    ---------2---------
-1--2-StatusTests
01CoveredT13,T14,T15
10Not Covered
11CoveredT13,T14,T24

 LINE       859
 EXPRESSION (packer_ep_clr[2] ? 1'b0 : ((packer_ep_push[2] && packer_ep_wready[2]) ? csrng_fips_q : edn_fips_q[2]))
             --------1-------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       859
 SUB-EXPRESSION ((packer_ep_push[2] && packer_ep_wready[2]) ? csrng_fips_q : edn_fips_q[2])
                 ---------------------1--------------------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T24

 LINE       859
 SUB-EXPRESSION (packer_ep_push[2] && packer_ep_wready[2])
                 --------1--------    ---------2---------
-1--2-StatusTests
01CoveredT13,T14,T15
10Not Covered
11CoveredT13,T14,T24

 LINE       859
 EXPRESSION (packer_ep_clr[3] ? 1'b0 : ((packer_ep_push[3] && packer_ep_wready[3]) ? csrng_fips_q : edn_fips_q[3]))
             --------1-------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       859
 SUB-EXPRESSION ((packer_ep_push[3] && packer_ep_wready[3]) ? csrng_fips_q : edn_fips_q[3])
                 ---------------------1--------------------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T24

 LINE       859
 SUB-EXPRESSION (packer_ep_push[3] && packer_ep_wready[3])
                 --------1--------    ---------2---------
-1--2-StatusTests
01CoveredT13,T14,T15
10Not Covered
11CoveredT13,T14,T24

 LINE       859
 EXPRESSION (packer_ep_clr[4] ? 1'b0 : ((packer_ep_push[4] && packer_ep_wready[4]) ? csrng_fips_q : edn_fips_q[4]))
             --------1-------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       859
 SUB-EXPRESSION ((packer_ep_push[4] && packer_ep_wready[4]) ? csrng_fips_q : edn_fips_q[4])
                 ---------------------1--------------------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       859
 SUB-EXPRESSION (packer_ep_push[4] && packer_ep_wready[4])
                 --------1--------    ---------2---------
-1--2-StatusTests
01CoveredT13,T14,T15
10Not Covered
11CoveredT13,T14,T15

 LINE       859
 EXPRESSION (packer_ep_clr[5] ? 1'b0 : ((packer_ep_push[5] && packer_ep_wready[5]) ? csrng_fips_q : edn_fips_q[5]))
             --------1-------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       859
 SUB-EXPRESSION ((packer_ep_push[5] && packer_ep_wready[5]) ? csrng_fips_q : edn_fips_q[5])
                 ---------------------1--------------------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T24

 LINE       859
 SUB-EXPRESSION (packer_ep_push[5] && packer_ep_wready[5])
                 --------1--------    ---------2---------
-1--2-StatusTests
01CoveredT13,T14,T15
10Not Covered
11CoveredT13,T14,T24

 LINE       859
 EXPRESSION (packer_ep_clr[6] ? 1'b0 : ((packer_ep_push[6] && packer_ep_wready[6]) ? csrng_fips_q : edn_fips_q[6]))
             --------1-------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT13,T14,T15

 LINE       859
 SUB-EXPRESSION ((packer_ep_push[6] && packer_ep_wready[6]) ? csrng_fips_q : edn_fips_q[6])
                 ---------------------1--------------------
-1-StatusTests
0CoveredT13,T14,T15
1CoveredT26,T27,T28

 LINE       859
 SUB-EXPRESSION (packer_ep_push[6] && packer_ep_wready[6])
                 --------1--------    ---------2---------
-1--2-StatusTests
01CoveredT13,T14,T15
10Not Covered
11CoveredT26,T27,T28

 LINE       892
 EXPRESSION (((|err_code_test_bit[19:3])) || ((|err_code_test_bit[27:22])))
             --------------1-------------    --------------2--------------
-1--2-StatusTests
00CoveredT13,T14,T15
01CoveredT1,T34,T45
10CoveredT17,T1,T34
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%