Cond split page
dashboard | hierarchy | modlist | groups | tests | asserts
Go back
 LINE       290
 EXPRESSION (csrng_cmd_i.csrng_rsp_ack && sw_cmd_valid)
             ------------1------------    ------2-----
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT8,T20,T36
11CoveredT1,T2,T3

 LINE       295
 EXPRESSION (edn_cntr_err_sum || edn_main_sm_err_sum || edn_ack_sm_err_sum)
             --------1-------    ---------2---------    ---------3--------
-1--2--3-StatusTests
000CoveredT1,T2,T3
001CoveredT6,T69,T90
010CoveredT3,T27,T55
100CoveredT4,T5,T13

 LINE       300
 EXPRESSION ((edn_enable_fo[FatalErr] && (sfifo_rescmd_err_sum || sfifo_gencmd_err_sum)) || fatal_loc_events)
             -------------------------------------1-------------------------------------    --------2-------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT3,T4,T5
10CoveredT121,T122,T123

 LINE       300
 SUB-EXPRESSION (edn_enable_fo[FatalErr] && (sfifo_rescmd_err_sum || sfifo_gencmd_err_sum))
                 -----------1-----------    -----------------------2----------------------
-1--2-StatusTests
01CoveredT121,T122,T123
10CoveredT1,T2,T3
11CoveredT121,T122,T123

 LINE       300
 SUB-EXPRESSION (sfifo_rescmd_err_sum || sfifo_gencmd_err_sum)
                 ----------1---------    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT124,T125,T126
10CoveredT121,T122,T123

 LINE       306
 EXPRESSION (((|sfifo_rescmd_err)) || err_code_test_bit[0])
             ----------1----------    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10CoveredT121,T122,T123

 LINE       308
 EXPRESSION (((|sfifo_gencmd_err)) || err_code_test_bit[1])
             ----------1----------    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10CoveredT124,T125,T126

 LINE       310
 EXPRESSION (((|edn_ack_sm_err)) || err_code_test_bit[20])
             ---------1---------    ----------2----------
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10CoveredT3,T4,T5

 LINE       312
 EXPRESSION (edn_main_sm_err || err_code_test_bit[21])
             -------1-------    ----------2----------
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10CoveredT3,T4,T5

 LINE       314
 EXPRESSION (edn_cntr_err || err_code_test_bit[22])
             ------1-----    ----------2----------
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10CoveredT4,T5,T13

 LINE       317
 EXPRESSION (sfifo_rescmd_err[2] || sfifo_gencmd_err[2] || err_code_test_bit[28])
             ---------1---------    ---------2---------    ----------3----------
-1--2--3-StatusTests
000CoveredT1,T2,T3
001Not Covered
010Not Covered
100CoveredT121,T127,T128

 LINE       321
 EXPRESSION (sfifo_rescmd_err[1] || sfifo_gencmd_err[1] || err_code_test_bit[29])
             ---------1---------    ---------2---------    ----------3----------
-1--2--3-StatusTests
000CoveredT1,T2,T3
001Not Covered
010CoveredT124,T125,T131
100CoveredT122,T123,T129

 LINE       325
 EXPRESSION (sfifo_rescmd_err[0] || sfifo_gencmd_err[0] || err_code_test_bit[30])
             ---------1---------    ---------2---------    ----------3----------
-1--2--3-StatusTests
000CoveredT1,T2,T3
001Not Covered
010CoveredT126,T153,T154
100CoveredT121,T127,T128

 LINE       333
 EXPRESSION (edn_enable_fo[ReseedCmdErr] && sfifo_rescmd_err_sum)
             -------------1-------------    ----------2---------
-1--2-StatusTests
01CoveredT121,T122,T123
10CoveredT1,T2,T3
11CoveredT121,T122,T123

 LINE       336
 EXPRESSION (edn_enable_fo[GenCmdErr] && sfifo_gencmd_err_sum)
             ------------1-----------    ----------2---------
-1--2-StatusTests
01CoveredT124,T125,T126
10CoveredT1,T2,T3
11CoveredT124,T125,T126

 LINE       353
 EXPRESSION (edn_enable_fo[FifoWrErr] && fifo_write_err_sum)
             ------------1-----------    ---------2--------
-1--2-StatusTests
01CoveredT121,T127,T128
10CoveredT1,T2,T3
11CoveredT121,T127,T128

 LINE       356
 EXPRESSION (edn_enable_fo[FifoRdErr] && fifo_read_err_sum)
             ------------1-----------    --------2--------
-1--2-StatusTests
01CoveredT122,T123,T129
10CoveredT1,T2,T3
11CoveredT122,T123,T129

 LINE       359
 EXPRESSION (edn_enable_fo[FifoStErr] && fifo_status_err_sum)
             ------------1-----------    ---------2---------
-1--2-StatusTests
01CoveredT121,T127,T126
10CoveredT1,T2,T3
11CoveredT121,T127,T126

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 0) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT1,T2,T3
11Not Covered

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 0)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 1) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10Not Covered
11Not Covered

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 1)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 2) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10Not Covered
11Not Covered

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 2)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 3) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT8,T21,T22
11CoveredT8,T21,T22

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 3)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T21,T22

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 4) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT1,T28,T22
11CoveredT1,T28,T22

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 4)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T28,T22

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 5) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT1,T21,T22
11CoveredT1,T21,T22

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 5)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T21,T22

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 6) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT21,T13,T22
11CoveredT21,T13,T22

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 6)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT21,T13,T22

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 7) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT28,T5,T21
11CoveredT28,T5,T21

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 7)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT28,T5,T21

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 8) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT1,T8,T155
11CoveredT1,T8,T155

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 8)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T8,T155

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 9) && reg2hw.err_code_test.qe)
             --------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT156,T155,T157
11CoveredT156,T155,T157

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 9)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT156,T155,T157

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 10) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT1,T21,T158
11CoveredT1,T21,T158

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 10)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T21,T158

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 11) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT1,T22,T133
11CoveredT1,T22,T133

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 11)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T22,T133

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 12) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT28,T36,T21
11CoveredT28,T36,T21

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 12)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT28,T36,T21

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 13) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT1,T155,T6
11CoveredT1,T155,T6

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 13)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T155,T6

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 14) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT1,T155,T159
11CoveredT1,T155,T159

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 14)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T155,T159

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 15) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT21,T22,T159
11CoveredT21,T22,T159

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 15)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT21,T22,T159

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 16) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT1,T21,T22
11CoveredT1,T21,T22

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 16)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T21,T22

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 17) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT1,T21,T9
11CoveredT1,T21,T9

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 17)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T21,T9

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 18) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT1,T28,T22
11CoveredT1,T28,T22

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 18)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T28,T22

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 19) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT1,T5,T21
11CoveredT1,T5,T21

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 19)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T5,T21

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 20) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10Not Covered
11Not Covered

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 20)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 21) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10Not Covered
11Not Covered

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 21)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 22) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10Not Covered
11Not Covered

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 22)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 23) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT28,T160,T161
11CoveredT28,T160,T161

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 23)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT28,T160,T161

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 24) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT21,T22,T155
11CoveredT21,T22,T155

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 24)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT21,T22,T155

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 25) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT21,T13,T156
11CoveredT21,T13,T156

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 25)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT21,T13,T156

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 26) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT1,T22,T156
11CoveredT1,T22,T156

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 26)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T22,T156

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 27) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10CoveredT21,T22,T117
11CoveredT21,T22,T117

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 27)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT21,T22,T117

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 28) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10Not Covered
11Not Covered

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 28)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 29) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10Not Covered
11Not Covered

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 29)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       364
 EXPRESSION ((reg2hw.err_code_test.q == 30) && reg2hw.err_code_test.qe)
             ---------------1--------------    -----------2-----------
-1--2-StatusTests
01CoveredT1,T8,T28
10Not Covered
11Not Covered

 LINE       364
 SUB-EXPRESSION (reg2hw.err_code_test.q == 30)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1Not Covered

 LINE       368
 EXPRESSION (edn_enable_fo[CsrngAckErr] && csrng_cmd_i.csrng_rsp_sts && csrng_cmd_i.csrng_rsp_ack)
             -------------1------------    ------------2------------    ------------3------------
-1--2--3-StatusTests
011Not Covered
101CoveredT1,T2,T3
110Not Covered
111CoveredT14,T15,T16

 LINE       374
 EXPRESSION (edn_bus_cmp_alert || cmd_fifo_rst_pfa || auto_req_mode_pfa || boot_req_mode_pfa || edn_enable_pfa || csrng_ack_err)
             --------1--------    --------2-------    --------3--------    --------4--------    -------5------    ------6------
-1--2--3--4--5--6-StatusTests
000000CoveredT1,T2,T3
000001CoveredT14,T15,T16
000010CoveredT15,T162,T163
000100CoveredT16,T47,T99
001000CoveredT114,T164,T165
010000CoveredT14,T59,T166
100000CoveredT14,T15,T16

 LINE       396
 SUB-EXPRESSION (reg2hw.alert_test.recov_alert.q && reg2hw.alert_test.recov_alert.qe)
                 ---------------1---------------    ----------------2---------------
-1--2-StatusTests
01CoveredT34,T35,T167
10CoveredT1,T2,T3
11CoveredT34,T35,T167

 LINE       400
 SUB-EXPRESSION (reg2hw.alert_test.fatal_alert.q && reg2hw.alert_test.fatal_alert.qe)
                 ---------------1---------------    ----------------2---------------
-1--2-StatusTests
01CoveredT34,T35,T167
10CoveredT1,T2,T3
11CoveredT34,T35,T167

 LINE       476
 EXPRESSION (reg2hw.sw_cmd_req.qe && cmd_reg_rdy_q)
             ----------1---------    ------2------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT10,T23,T29
11CoveredT1,T2,T3

 LINE       488
 EXPRESSION (cs_cmd_req_vld_out_q && send_cs_cmd_gated)
             ----------1---------    --------2--------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       489
 EXPRESSION (cs_cmd_req_vld_out_q && send_gencmd_gated)
             ----------1---------    --------2--------
-1--2-StatusTests
01CoveredT8,T5,T9
10CoveredT1,T2,T3
11CoveredT8,T9,T10

 LINE       490
 EXPRESSION (cs_cmd_req_vld_out_q && send_rescmd_gated)
             ----------1---------    --------2--------
-1--2-StatusTests
01CoveredT8,T9,T10
10CoveredT1,T2,T3
11CoveredT8,T9,T10

 LINE       493
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[CsrngCmdReq])) ? '0 : (boot_wr_ins_cmd ? boot_ins_cmd : (boot_wr_gen_cmd ? boot_gen_cmd : (boot_wr_uni_cmd ? 32'b00000000000000000000000000000101 : (sw_cmd_req_load ? sw_cmd_req_bus : cs_cmd_req_q)))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       493
 SUB-EXPRESSION 
 Number  Term
      1  boot_wr_ins_cmd ? boot_ins_cmd : (boot_wr_gen_cmd ? boot_gen_cmd : (boot_wr_uni_cmd ? 32'b00000000000000000000000000000101 : (sw_cmd_req_load ? sw_cmd_req_bus : cs_cmd_req_q))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT20,T36,T14

 LINE       493
 SUB-EXPRESSION (boot_wr_gen_cmd ? boot_gen_cmd : (boot_wr_uni_cmd ? 32'b00000000000000000000000000000101 : (sw_cmd_req_load ? sw_cmd_req_bus : cs_cmd_req_q)))
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT20,T36,T14

 LINE       493
 SUB-EXPRESSION (boot_wr_uni_cmd ? 32'b00000000000000000000000000000101 : (sw_cmd_req_load ? sw_cmd_req_bus : cs_cmd_req_q))
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT20,T36,T14

 LINE       493
 SUB-EXPRESSION (sw_cmd_req_load ? sw_cmd_req_bus : cs_cmd_req_q)
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       502
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[CsrngCmdReqValid])) ? '0 : (cs_cmd_handshake ? '0 : ((sw_cmd_req_load || boot_wr_ins_cmd || boot_wr_gen_cmd || boot_wr_uni_cmd) ? 1'b1 : cs_cmd_req_vld_q)))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       502
 SUB-EXPRESSION (cs_cmd_handshake ? '0 : ((sw_cmd_req_load || boot_wr_ins_cmd || boot_wr_gen_cmd || boot_wr_uni_cmd) ? 1'b1 : cs_cmd_req_vld_q))
                 --------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       502
 SUB-EXPRESSION ((sw_cmd_req_load || boot_wr_ins_cmd || boot_wr_gen_cmd || boot_wr_uni_cmd) ? 1'b1 : cs_cmd_req_vld_q)
                 -------------------------------------1------------------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       502
 SUB-EXPRESSION (sw_cmd_req_load || boot_wr_ins_cmd || boot_wr_gen_cmd || boot_wr_uni_cmd)
                 -------1-------    -------2-------    -------3-------    -------4-------
-1--2--3--4-StatusTests
0000CoveredT1,T2,T3
0001CoveredT20,T36,T14
0010CoveredT20,T36,T14
0100CoveredT20,T36,T14
1000CoveredT1,T2,T3

 LINE       509
 EXPRESSION (cs_cmd_req_vld_q && csrng_cmd_i.csrng_req_ready)
             --------1-------    -------------2-------------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       513
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[CsrngCmdReqOut])) ? '0 : ((send_rescmd || capt_rescmd_fifo_cnt) ? (sfifo_rescmd_pop ? sfifo_rescmd_rdata : cs_cmd_req_out_q) : ((send_gencmd || capt_gencmd_fifo_cnt) ? (sfifo_gencmd_pop ? sfifo_gencmd_rdata : cs_cmd_req_out_q) : ((cs_cmd_req_vld_q && ((!cs_cmd_handshake))) ? cs_cmd_req_q : cs_cmd_req_out_q))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       513
 SUB-EXPRESSION 
 Number  Term
      1  (send_rescmd || capt_rescmd_fifo_cnt) ? (sfifo_rescmd_pop ? sfifo_rescmd_rdata : cs_cmd_req_out_q) : ((send_gencmd || capt_gencmd_fifo_cnt) ? (sfifo_gencmd_pop ? sfifo_gencmd_rdata : cs_cmd_req_out_q) : ((cs_cmd_req_vld_q && ((!cs_cmd_handshake))) ? cs_cmd_req_q : cs_cmd_req_out_q)))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T9,T10

 LINE       513
 SUB-EXPRESSION (send_rescmd || capt_rescmd_fifo_cnt)
                 -----1-----    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT8,T9,T10
10CoveredT8,T9,T10

 LINE       513
 SUB-EXPRESSION (sfifo_rescmd_pop ? sfifo_rescmd_rdata : cs_cmd_req_out_q)
                 --------1-------
-1-StatusTests
0CoveredT8,T9,T10
1CoveredT8,T9,T10

 LINE       513
 SUB-EXPRESSION 
 Number  Term
      1  (send_gencmd || capt_gencmd_fifo_cnt) ? (sfifo_gencmd_pop ? sfifo_gencmd_rdata : cs_cmd_req_out_q) : ((cs_cmd_req_vld_q && ((!cs_cmd_handshake))) ? cs_cmd_req_q : cs_cmd_req_out_q))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T5,T9

 LINE       513
 SUB-EXPRESSION (send_gencmd || capt_gencmd_fifo_cnt)
                 -----1-----    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT8,T5,T9
10CoveredT8,T9,T10

 LINE       513
 SUB-EXPRESSION (sfifo_gencmd_pop ? sfifo_gencmd_rdata : cs_cmd_req_out_q)
                 --------1-------
-1-StatusTests
0CoveredT8,T9,T10
1CoveredT8,T5,T9

 LINE       513
 SUB-EXPRESSION ((cs_cmd_req_vld_q && ((!cs_cmd_handshake))) ? cs_cmd_req_q : cs_cmd_req_out_q)
                 ---------------------1---------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       513
 SUB-EXPRESSION (cs_cmd_req_vld_q && ((!cs_cmd_handshake)))
                 --------1-------    ----------2----------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       529
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[CsrngCmdReqValidOut])) ? '0 : (cmd_sent ? '0 : ((send_rescmd || capt_rescmd_fifo_cnt) ? 1'b1 : ((send_gencmd || capt_gencmd_fifo_cnt) ? 1'b1 : (cs_cmd_req_vld_q && ((!cs_cmd_handshake)))))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       529
 SUB-EXPRESSION 
 Number  Term
      1  cmd_sent ? '0 : ((send_rescmd || capt_rescmd_fifo_cnt) ? 1'b1 : ((send_gencmd || capt_gencmd_fifo_cnt) ? 1'b1 : (cs_cmd_req_vld_q && ((!cs_cmd_handshake))))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T9,T10

 LINE       529
 SUB-EXPRESSION ((send_rescmd || capt_rescmd_fifo_cnt) ? 1'b1 : ((send_gencmd || capt_gencmd_fifo_cnt) ? 1'b1 : (cs_cmd_req_vld_q && ((!cs_cmd_handshake)))))
                 ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T9,T10

 LINE       529
 SUB-EXPRESSION (send_rescmd || capt_rescmd_fifo_cnt)
                 -----1-----    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT8,T9,T10
10CoveredT8,T9,T23

 LINE       529
 SUB-EXPRESSION ((send_gencmd || capt_gencmd_fifo_cnt) ? 1'b1 : (cs_cmd_req_vld_q && ((!cs_cmd_handshake))))
                 ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T5,T9

 LINE       529
 SUB-EXPRESSION (send_gencmd || capt_gencmd_fifo_cnt)
                 -----1-----    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT8,T5,T9
10CoveredT8,T9,T10

 LINE       529
 SUB-EXPRESSION (cs_cmd_req_vld_q && ((!cs_cmd_handshake)))
                 --------1-------    ----------2----------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       544
 EXPRESSION (((!sw_cmd_req_load)) && cmd_rdy_d && cmd_reg_rdy_d)
             ----------1---------    ----2----    ------3------
-1--2--3-StatusTests
011Not Covered
101CoveredT1,T2,T3
110Not Covered
111CoveredT1,T2,T3

 LINE       548
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[SwCmdSts])) ? 1'b0 : (((!sw_cmd_valid)) ? 1'b0 : (sw_cmd_req_load ? 1'b0 : (accept_sw_cmds_pulse ? 1'b1 : (csrng_cmd_i.csrng_rsp_ack ? 1'b1 : cmd_rdy_q)))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       548
 SUB-EXPRESSION (((!sw_cmd_valid)) ? 1'b0 : (sw_cmd_req_load ? 1'b0 : (accept_sw_cmds_pulse ? 1'b1 : (csrng_cmd_i.csrng_rsp_ack ? 1'b1 : cmd_rdy_q))))
                 --------1--------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT3,T8,T4

 LINE       548
 SUB-EXPRESSION (sw_cmd_req_load ? 1'b0 : (accept_sw_cmds_pulse ? 1'b1 : (csrng_cmd_i.csrng_rsp_ack ? 1'b1 : cmd_rdy_q)))
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       548
 SUB-EXPRESSION (accept_sw_cmds_pulse ? 1'b1 : (csrng_cmd_i.csrng_rsp_ack ? 1'b1 : cmd_rdy_q))
                 ----------1---------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       548
 SUB-EXPRESSION (csrng_cmd_i.csrng_rsp_ack ? 1'b1 : cmd_rdy_q)
                 ------------1------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       559
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[SwCmdSts])) ? 1'b0 : (((!sw_cmd_valid)) ? 1'b0 : (sw_cmd_req_load ? 1'b0 : (accept_sw_cmds_pulse ? 1'b1 : (cs_cmd_handshake ? 1'b1 : cmd_reg_rdy_q)))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       559
 SUB-EXPRESSION (((!sw_cmd_valid)) ? 1'b0 : (sw_cmd_req_load ? 1'b0 : (accept_sw_cmds_pulse ? 1'b1 : (cs_cmd_handshake ? 1'b1 : cmd_reg_rdy_q))))
                 --------1--------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT3,T8,T4

 LINE       559
 SUB-EXPRESSION (sw_cmd_req_load ? 1'b0 : (accept_sw_cmds_pulse ? 1'b1 : (cs_cmd_handshake ? 1'b1 : cmd_reg_rdy_q)))
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       559
 SUB-EXPRESSION (accept_sw_cmds_pulse ? 1'b1 : (cs_cmd_handshake ? 1'b1 : cmd_reg_rdy_q))
                 ----------1---------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       559
 SUB-EXPRESSION (cs_cmd_handshake ? 1'b1 : cmd_reg_rdy_q)
                 --------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       570
 EXPRESSION (((!edn_enable_fo[SwCmdSts])) ? 1'b0 : ((csrng_cmd_i.csrng_rsp_ack && sw_cmd_valid) ? csrng_cmd_i.csrng_rsp_sts : csrng_cmd_sts_q))
             --------------1-------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       570
 SUB-EXPRESSION ((csrng_cmd_i.csrng_rsp_ack && sw_cmd_valid) ? csrng_cmd_i.csrng_rsp_sts : csrng_cmd_sts_q)
                 ---------------------1---------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       570
 SUB-EXPRESSION (csrng_cmd_i.csrng_rsp_ack && sw_cmd_valid)
                 ------------1------------    ------2-----
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT8,T20,T36
11CoveredT1,T2,T3

 LINE       578
 EXPRESSION (((!edn_enable_fo[SwCmdSts])) ? 1'b0 : (sw_cmd_req_load ? 1'b0 : ((csrng_cmd_i.csrng_rsp_ack && sw_cmd_valid) ? 1'b1 : csrng_sw_cmd_ack_q)))
             --------------1-------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       578
 SUB-EXPRESSION (sw_cmd_req_load ? 1'b0 : ((csrng_cmd_i.csrng_rsp_ack && sw_cmd_valid) ? 1'b1 : csrng_sw_cmd_ack_q))
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       578
 SUB-EXPRESSION ((csrng_cmd_i.csrng_rsp_ack && sw_cmd_valid) ? 1'b1 : csrng_sw_cmd_ack_q)
                 ---------------------1---------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       578
 SUB-EXPRESSION (csrng_cmd_i.csrng_rsp_ack && sw_cmd_valid)
                 ------------1------------    ------2-----
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT8,T20,T36
11CoveredT1,T2,T3

 LINE       590
 EXPRESSION ((main_sm_done_pulse || ((!edn_enable_fo[HwCmdSts]))) ? 1'b0 : (boot_wr_ins_cmd ? 1'b1 : boot_mode_q))
             --------------------------1-------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       590
 SUB-EXPRESSION (main_sm_done_pulse || ((!edn_enable_fo[HwCmdSts])))
                 ---------1--------    --------------2-------------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT1,T2,T3
10CoveredT1,T2,T3

 LINE       590
 SUB-EXPRESSION (boot_wr_ins_cmd ? 1'b1 : boot_mode_q)
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT20,T36,T14

 LINE       596
 EXPRESSION ((main_sm_done_pulse || ((!edn_enable_fo[HwCmdSts]))) ? 1'b0 : (auto_req_mode_busy ? 1'b1 : auto_mode_q))
             --------------------------1-------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       596
 SUB-EXPRESSION (main_sm_done_pulse || ((!edn_enable_fo[HwCmdSts])))
                 ---------1--------    --------------2-------------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT1,T2,T3
10CoveredT1,T2,T3

 LINE       596
 SUB-EXPRESSION (auto_req_mode_busy ? 1'b1 : auto_mode_q)
                 ---------1--------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T5,T9

 LINE       603
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[HwCmdSts])) ? 1'b0 : (sw_cmd_valid ? csrng_hw_cmd_sts_q : ((cs_cmd_req_vld_out_q && csrng_cmd_i.csrng_req_ready) ? 1'b0 : ((csrng_cmd_i.csrng_rsp_ack && csrng_cmd_i.csrng_rsp_sts) ? 1'b1 : csrng_hw_cmd_sts_q))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       603
 SUB-EXPRESSION 
 Number  Term
      1  sw_cmd_valid ? csrng_hw_cmd_sts_q : ((cs_cmd_req_vld_out_q && csrng_cmd_i.csrng_req_ready) ? 1'b0 : ((csrng_cmd_i.csrng_rsp_ack && csrng_cmd_i.csrng_rsp_sts) ? 1'b1 : csrng_hw_cmd_sts_q)))
-1-StatusTests
0CoveredT3,T8,T4
1CoveredT1,T2,T3

 LINE       603
 SUB-EXPRESSION 
 Number  Term
      1  (cs_cmd_req_vld_out_q && csrng_cmd_i.csrng_req_ready) ? 1'b0 : ((csrng_cmd_i.csrng_rsp_ack && csrng_cmd_i.csrng_rsp_sts) ? 1'b1 : csrng_hw_cmd_sts_q))
-1-StatusTests
0CoveredT3,T8,T4
1CoveredT8,T20,T36

 LINE       603
 SUB-EXPRESSION (cs_cmd_req_vld_out_q && csrng_cmd_i.csrng_req_ready)
                 ----------1---------    -------------2-------------
-1--2-StatusTests
01CoveredT3,T8,T4
10CoveredT8,T20,T36
11CoveredT8,T20,T36

 LINE       603
 SUB-EXPRESSION ((csrng_cmd_i.csrng_rsp_ack && csrng_cmd_i.csrng_rsp_sts) ? 1'b1 : csrng_hw_cmd_sts_q)
                 ----------------------------1---------------------------
-1-StatusTests
0CoveredT3,T8,T4
1CoveredT14,T15,T16

 LINE       603
 SUB-EXPRESSION (csrng_cmd_i.csrng_rsp_ack && csrng_cmd_i.csrng_rsp_sts)
                 ------------1------------    ------------2------------
-1--2-StatusTests
01Not Covered
10CoveredT8,T20,T36
11CoveredT14,T15,T16

 LINE       613
 EXPRESSION 
 Number  Term
      1  ((!edn_enable_fo[HwCmdSts])) ? 1'b0 : (sw_cmd_valid ? csrng_hw_cmd_ack_q : ((cs_cmd_req_vld_out_q && csrng_cmd_i.csrng_req_ready) ? 1'b0 : (csrng_cmd_i.csrng_rsp_ack ? 1'b1 : csrng_hw_cmd_ack_q))))
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       613
 SUB-EXPRESSION 
 Number  Term
      1  sw_cmd_valid ? csrng_hw_cmd_ack_q : ((cs_cmd_req_vld_out_q && csrng_cmd_i.csrng_req_ready) ? 1'b0 : (csrng_cmd_i.csrng_rsp_ack ? 1'b1 : csrng_hw_cmd_ack_q)))
-1-StatusTests
0CoveredT3,T8,T4
1CoveredT1,T2,T3

 LINE       613
 SUB-EXPRESSION ((cs_cmd_req_vld_out_q && csrng_cmd_i.csrng_req_ready) ? 1'b0 : (csrng_cmd_i.csrng_rsp_ack ? 1'b1 : csrng_hw_cmd_ack_q))
                 --------------------------1--------------------------
-1-StatusTests
0CoveredT3,T8,T4
1CoveredT8,T20,T36

 LINE       613
 SUB-EXPRESSION (cs_cmd_req_vld_out_q && csrng_cmd_i.csrng_req_ready)
                 ----------1---------    -------------2-------------
-1--2-StatusTests
01CoveredT3,T8,T4
10CoveredT8,T20,T36
11CoveredT8,T20,T36

 LINE       613
 SUB-EXPRESSION (csrng_cmd_i.csrng_rsp_ack ? 1'b1 : csrng_hw_cmd_ack_q)
                 ------------1------------
-1-StatusTests
0CoveredT3,T8,T4
1CoveredT8,T20,T36

 LINE       623
 EXPRESSION ((edn_enable_fo[HwCmdSts] && ((!sw_cmd_valid)) && cs_cmd_req_vld_out_q && csrng_cmd_i.csrng_req_ready) ? cs_cmd_req_out_q[3:0] : cmd_type_q)
             --------------------------------------------------1--------------------------------------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T20,T36

 LINE       623
 SUB-EXPRESSION (edn_enable_fo[HwCmdSts] && ((!sw_cmd_valid)) && cs_cmd_req_vld_out_q && csrng_cmd_i.csrng_req_ready)
                 -----------1-----------    --------2--------    ----------3---------    -------------4-------------
-1--2--3--4-StatusTests
0111CoveredT58,T84,T92
1011CoveredT1,T2,T3
1101CoveredT3,T8,T4
1110CoveredT8,T20,T36
1111CoveredT8,T20,T36

 LINE       647
 EXPRESSION ((send_rescmd || capt_rescmd_fifo_cnt) && csrng_cmd_i.csrng_req_ready)
             ------------------1------------------    -------------2-------------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT8,T9,T23
11CoveredT8,T9,T10

 LINE       647
 SUB-EXPRESSION (send_rescmd || capt_rescmd_fifo_cnt)
                 -----1-----    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT8,T9,T10
10CoveredT8,T9,T10

 LINE       649
 EXPRESSION (rescmd_handshake ? 1'b1 : reseed_cmd_load)
             --------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T9,T10

 LINE       653
 EXPRESSION (auto_req_mode_busy ? cs_cmd_req_out_q : reseed_cmd_bus)
             ---------1--------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T5,T9

 LINE       657
 EXPRESSION ((rescmd_handshake && ((!cmd_sent))) || capt_rescmd_fifo_cnt)
             -----------------1-----------------    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT8,T9,T10
10CoveredT8,T9,T23

 LINE       657
 SUB-EXPRESSION (rescmd_handshake && ((!cmd_sent)))
                 --------1-------    ------2------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT8,T9,T10
11CoveredT8,T9,T23

 LINE       659
 EXPRESSION (cmd_fifo_rst_fo[1] || main_sm_done_pulse)
             ---------1--------    ---------2--------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT1,T2,T3
10CoveredT3,T8,T4

 LINE       661
 SUB-EXPRESSION (sfifo_rescmd_push && sfifo_rescmd_full)
                 --------1--------    --------2--------
-1--2-StatusTests
01CoveredT29,T12,T168
10CoveredT8,T5,T13
11CoveredT121,T127,T128

 LINE       661
 SUB-EXPRESSION (sfifo_rescmd_pop && ((!sfifo_rescmd_not_empty)))
                 --------1-------    -------------2-------------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT8,T9,T10
11CoveredT122,T123,T129

 LINE       661
 SUB-EXPRESSION (sfifo_rescmd_full && ((!sfifo_rescmd_not_empty)))
                 --------1--------    -------------2-------------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT29,T121,T12
11CoveredT121,T127,T128

 LINE       687
 EXPRESSION ((send_gencmd || capt_gencmd_fifo_cnt) && csrng_cmd_i.csrng_req_ready)
             ------------------1------------------    -------------2-------------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT8,T5,T9
11CoveredT8,T5,T9

 LINE       687
 SUB-EXPRESSION (send_gencmd || capt_gencmd_fifo_cnt)
                 -----1-----    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT8,T5,T9
10CoveredT8,T9,T10

 LINE       689
 EXPRESSION (gencmd_handshake ? 1'b1 : generate_cmd_load)
             --------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T9,T10

 LINE       693
 EXPRESSION (auto_req_mode_busy ? cs_cmd_req_out_q : generate_cmd_bus)
             ---------1--------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT8,T5,T9

 LINE       697
 EXPRESSION ((gencmd_handshake && ((!cmd_sent))) || capt_gencmd_fifo_cnt)
             -----------------1-----------------    ----------2---------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT8,T5,T9
10CoveredT8,T9,T10

 LINE       697
 SUB-EXPRESSION (gencmd_handshake && ((!cmd_sent)))
                 --------1-------    ------2------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT8,T9,T10
11CoveredT8,T9,T10

 LINE       699
 EXPRESSION (cmd_fifo_rst_fo[2] || main_sm_done_pulse)
             ---------1--------    ---------2--------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT1,T2,T3
10CoveredT3,T8,T4

 LINE       701
 SUB-EXPRESSION (sfifo_gencmd_push && sfifo_gencmd_full)
                 --------1--------    --------2--------
-1--2-StatusTests
01CoveredT8,T5,T9
10CoveredT8,T5,T13
11Not Covered

 LINE       701
 SUB-EXPRESSION (sfifo_gencmd_pop && ((!sfifo_gencmd_not_empty)))
                 --------1-------    -------------2-------------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT8,T5,T9
11CoveredT124,T125,T131
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%