Unified Coverage Report :: Group :: flash_ctrl_env_pkg::flash_ctrl_env_cov::std_fault_cg

Group : flash_ctrl_env_pkg::flash_ctrl_env_cov::std_fault_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
87.50	1	100	1	64	64

Source File(s) :
/workspace/cover_reg_top/sim-vcs/../src/lowrisc_dv_flash_ctrl_env_0.1/flash_ctrl_env_cov.sv

---

Summary for Group flash_ctrl_env_pkg::flash_ctrl_env_cov::std_fault_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	8	1	7	87.50

Variables for Group flash_ctrl_env_pkg::flash_ctrl_env_cov::std_fault_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_arb_fsm_err	1	0	1	100.00	100	1	1	0
cp_ctrl_cnt_err	1	0	1	100.00	100	1	1	0
cp_fifo_err	1	0	1	100.00	100	1	1	0
cp_lcmgr_err	1	0	1	100.00	100	1	1	0
cp_lcmgr_intg_err	1	0	1	100.00	100	1	1	0
cp_phy_fsm_err	1	0	1	100.00	100	1	1	0
cp_prog_intg_err	1	0	1	100.00	100	1	1	0
cp_storage_err	1	1	0	0.00	100	1	1	0

Summary for Variable cp_arb_fsm_err

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	1	0	1	100.00

User Defined Bins for cp_arb_fsm_err

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
seen	50	1		T12	10		T16	10		T17	10

---

Summary for Variable cp_ctrl_cnt_err

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	1	0	1	100.00

User Defined Bins for cp_ctrl_cnt_err

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
seen	100	1		T12	20		T16	20		T17	20

---

Summary for Variable cp_fifo_err

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	1	0	1	100.00

User Defined Bins for cp_fifo_err

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
seen	500	1		T12	100		T16	100		T17	100

---

Summary for Variable cp_lcmgr_err

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	1	0	1	100.00

User Defined Bins for cp_lcmgr_err

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
seen	353	1		T12	70		T16	70		T17	70

---

Summary for Variable cp_lcmgr_intg_err

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	1	0	1	100.00

User Defined Bins for cp_lcmgr_intg_err

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
seen	20	1		T10	1		T82	1		T83	1

---

Summary for Variable cp_phy_fsm_err

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	1	0	1	100.00

User Defined Bins for cp_phy_fsm_err

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
seen	200	1		T12	40		T16	40		T17	40

---

Summary for Variable cp_prog_intg_err

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	1	0	1	100.00

User Defined Bins for cp_prog_intg_err

Bins

NAME	COUNT	AT LEAST		TEST	COUNT		TEST	COUNT		TEST	COUNT
seen	15	1		T7	5		T8	5		T197	5

---

Summary for Variable cp_storage_err

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	1	1	0	0.00

User Defined Bins for cp_storage_err

Uncovered bins

NAME	COUNT	AT LEAST	NUMBER
seen	0	1	1