Summary for Variable instr_type_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
3 |
0 |
3 |
100.00 |
User Defined Bins for instr_type_cp
Bins
NAME | COUNT | AT LEAST | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
others |
4843 |
1 |
|
T43 |
45 |
|
T44 |
79 |
|
T45 |
72 |
instr_types[0] |
6101 |
1 |
|
T43 |
252 |
|
T44 |
163 |
|
T45 |
189 |
instr_types[1] |
4609915 |
1 |
|
T2 |
41562 |
|
T3 |
16579 |
|
T4 |
41208 |
Summary for Variable key_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for key_cp
Bins
NAME | COUNT | AT LEAST | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
4618938 |
1 |
|
T2 |
41562 |
|
T3 |
16579 |
|
T4 |
41208 |
auto[1] |
1921 |
1 |
|
T43 |
155 |
|
T44 |
199 |
|
T45 |
181 |
Summary for Cross key_instr_cross
Samples crossed: key_cp instr_type_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins for key_instr_cross
Bins
key_cp | instr_type_cp | COUNT | AT LEAST | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
others |
4467 |
1 |
|
T43 |
11 |
|
T44 |
66 |
|
T45 |
27 |
auto[0] |
instr_types[0] |
5224 |
1 |
|
T43 |
163 |
|
T44 |
90 |
|
T45 |
86 |
auto[0] |
instr_types[1] |
4609247 |
1 |
|
T2 |
41562 |
|
T3 |
16579 |
|
T4 |
41208 |
auto[1] |
others |
376 |
1 |
|
T43 |
34 |
|
T44 |
13 |
|
T45 |
45 |
auto[1] |
instr_types[0] |
877 |
1 |
|
T43 |
89 |
|
T44 |
73 |
|
T45 |
103 |
auto[1] |
instr_types[1] |
668 |
1 |
|
T43 |
32 |
|
T44 |
113 |
|
T45 |
33 |