Summary for Variable intr_en
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
| Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for intr_en
Bins
| NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
| auto[0] |
11101235 |
1 |
|
|
T22 |
1 |
|
T23 |
15 |
|
T24 |
12 |
| auto[1] |
9022225 |
1 |
|
|
T23 |
15 |
|
T24 |
9 |
|
T25 |
10 |
Summary for Variable intr_state
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
| Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for intr_state
Bins
| NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
| auto[0] |
16523760 |
1 |
|
|
T22 |
1 |
|
T23 |
30 |
|
T24 |
21 |
| auto[1] |
3599700 |
1 |
|
|
T25 |
3 |
|
T11 |
1 |
|
T12 |
4 |
Summary for Variable type_ctrl_en
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
| Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for type_ctrl_en
Bins
| NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
| auto[0] |
11120821 |
1 |
|
|
T22 |
1 |
|
T23 |
30 |
|
T24 |
21 |
| auto[1] |
9002639 |
1 |
|
|
T25 |
8 |
|
T11 |
4 |
|
T12 |
16 |
Summary for Cross cp_cross_type_en_state
Samples crossed: type_ctrl_en intr_en intr_state
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
| TOTAL |
4 |
0 |
4 |
100.00 |
|
| Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
| User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for cp_cross_type_en_state
Bins
| type_ctrl_en | intr_en | intr_state | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
| auto[1] |
auto[0] |
auto[0] |
2701226 |
1 |
|
|
T25 |
5 |
|
T11 |
3 |
|
T12 |
8 |
| auto[1] |
auto[0] |
auto[1] |
1798817 |
1 |
|
|
T25 |
3 |
|
T11 |
1 |
|
T12 |
2 |
| auto[1] |
auto[1] |
auto[0] |
2701713 |
1 |
|
|
T12 |
4 |
|
T14 |
2 |
|
T3 |
2 |
| auto[1] |
auto[1] |
auto[1] |
1800883 |
1 |
|
|
T12 |
2 |
|
T14 |
1 |
|
T38 |
24327 |
User Defined Cross Bins for cp_cross_type_en_state
Excluded/Illegal bins
| NAME | COUNT | STATUS |
| intr_type_disabled |
0 |
Excluded |