dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_filter_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_filter_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4189401 1 T45 69843 T47 118498 T117 62904
auto[1] 4133447 1 T45 79629 T47 113054 T117 60744



Summary for Variable cp_pin_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_pin_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4150405 1 T45 72766 T47 115159 T117 62291
auto[1] 4172443 1 T45 76706 T47 116393 T117 61357



Summary for Variable cp_pins

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 32 0 32 100.00


User Defined Bins for cp_pins

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_gpio_pins[0] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[1] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[2] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[3] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[4] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[5] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[6] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[7] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[8] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[9] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[10] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[11] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[12] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[13] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[14] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[15] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[16] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[17] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[18] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[19] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[20] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[21] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[22] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[23] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[24] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[25] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[26] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[27] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[28] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[29] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[30] 260089 1 T45 4671 T47 7236 T117 3864
all_gpio_pins[31] 260089 1 T45 4671 T47 7236 T117 3864



Summary for Variable cp_stable_cycles

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 16 0 16 100.00


User Defined Bins for cp_stable_cycles

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
filter_cycles_or_more 6358696 1 T45 111855 T47 175095 T117 99375
one_to_filter_cycles_minus_1[1] 145124 1 T45 2791 T47 4141 T117 1788
one_to_filter_cycles_minus_1[2] 143146 1 T45 2749 T47 4092 T117 1766
one_to_filter_cycles_minus_1[3] 141162 1 T45 2702 T47 4030 T117 1731
one_to_filter_cycles_minus_1[4] 139155 1 T45 2661 T47 3975 T117 1705
one_to_filter_cycles_minus_1[5] 137139 1 T45 2627 T47 3929 T117 1682
one_to_filter_cycles_minus_1[6] 135174 1 T45 2590 T47 3875 T117 1665
one_to_filter_cycles_minus_1[7] 133011 1 T45 2552 T47 3822 T117 1643
one_to_filter_cycles_minus_1[8] 131014 1 T45 2516 T47 3764 T117 1617
one_to_filter_cycles_minus_1[9] 128848 1 T45 2487 T47 3712 T117 1602
one_to_filter_cycles_minus_1[10] 126804 1 T45 2439 T47 3665 T117 1579
one_to_filter_cycles_minus_1[11] 124686 1 T45 2385 T47 3606 T117 1553
one_to_filter_cycles_minus_1[12] 122762 1 T45 2344 T47 3550 T117 1524
one_to_filter_cycles_minus_1[13] 120680 1 T45 2302 T47 3489 T117 1499
one_to_filter_cycles_minus_1[14] 118737 1 T45 2258 T47 3430 T117 1470
one_to_filter_cycles_minus_1[15] 116710 1 T45 2214 T47 3377 T117 1449



Summary for Cross cp_cross

Samples crossed: cp_pins cp_stable_cycles cp_pin_value cp_filter_en
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 2048 0 2048 100.00


Automatically Generated Cross Bins for cp_cross

Bins
cp_pinscp_stable_cyclescp_pin_valuecp_filter_enCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_gpio_pins[0] filter_cycles_or_more auto[0] auto[0] 60819 1 T45 737 T47 2281 T117 1912
all_gpio_pins[0] filter_cycles_or_more auto[0] auto[1] 45531 1 T45 1302 T47 857 T117 293
all_gpio_pins[0] filter_cycles_or_more auto[1] auto[0] 50863 1 T45 706 T47 1697 T117 769
all_gpio_pins[0] filter_cycles_or_more auto[1] auto[1] 41180 1 T45 712 T47 756 T117 178
all_gpio_pins[0] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 688 1 T45 13 T47 22 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1599 1 T45 31 T47 38 T117 13
all_gpio_pins[0] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 693 1 T45 14 T47 27 T117 14
all_gpio_pins[0] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1587 1 T45 30 T47 33 T117 11
all_gpio_pins[0] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 688 1 T45 13 T47 22 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1566 1 T45 31 T47 37 T117 13
all_gpio_pins[0] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 693 1 T45 14 T47 27 T117 14
all_gpio_pins[0] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1565 1 T45 30 T47 33 T117 11
all_gpio_pins[0] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 686 1 T45 13 T47 22 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1531 1 T45 29 T47 37 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 693 1 T45 14 T47 27 T117 14
all_gpio_pins[0] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1529 1 T45 30 T47 33 T117 11
all_gpio_pins[0] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 686 1 T45 13 T47 22 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1503 1 T45 28 T47 36 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 693 1 T45 14 T47 27 T117 14
all_gpio_pins[0] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1507 1 T45 30 T47 33 T117 11
all_gpio_pins[0] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 686 1 T45 13 T47 22 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1461 1 T45 28 T47 35 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 685 1 T45 14 T47 27 T117 14
all_gpio_pins[0] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1484 1 T45 29 T47 32 T117 11
all_gpio_pins[0] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 686 1 T45 13 T47 22 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1416 1 T45 28 T47 34 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 685 1 T45 14 T47 27 T117 14
all_gpio_pins[0] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1449 1 T45 28 T47 32 T117 10
all_gpio_pins[0] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 680 1 T45 13 T47 22 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1390 1 T45 28 T47 33 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 680 1 T45 13 T47 27 T117 14
all_gpio_pins[0] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1417 1 T45 27 T47 31 T117 10
all_gpio_pins[0] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 680 1 T45 13 T47 22 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1367 1 T45 28 T47 31 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 680 1 T45 13 T47 27 T117 14
all_gpio_pins[0] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1383 1 T45 27 T47 30 T117 10
all_gpio_pins[0] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 675 1 T45 13 T47 22 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1339 1 T45 27 T47 29 T117 11
all_gpio_pins[0] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 678 1 T45 13 T47 27 T117 14
all_gpio_pins[0] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1349 1 T45 27 T47 27 T117 10
all_gpio_pins[0] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 675 1 T45 13 T47 22 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1310 1 T45 26 T47 29 T117 11
all_gpio_pins[0] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 678 1 T45 13 T47 27 T117 14
all_gpio_pins[0] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1314 1 T45 27 T47 27 T117 10
all_gpio_pins[0] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 674 1 T45 13 T47 22 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1287 1 T45 25 T47 27 T117 11
all_gpio_pins[0] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 674 1 T45 13 T47 27 T117 14
all_gpio_pins[0] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1281 1 T45 27 T47 27 T117 10
all_gpio_pins[0] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 674 1 T45 13 T47 22 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1261 1 T45 24 T47 26 T117 11
all_gpio_pins[0] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 674 1 T45 13 T47 27 T117 14
all_gpio_pins[0] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1247 1 T45 27 T47 27 T117 9
all_gpio_pins[0] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 673 1 T45 13 T47 22 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1229 1 T45 23 T47 26 T117 11
all_gpio_pins[0] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 674 1 T45 13 T47 27 T117 14
all_gpio_pins[0] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1218 1 T45 26 T47 26 T117 9
all_gpio_pins[0] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 673 1 T45 13 T47 22 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1185 1 T45 23 T47 26 T117 10
all_gpio_pins[0] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 674 1 T45 13 T47 27 T117 14
all_gpio_pins[0] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1192 1 T45 26 T47 25 T117 8
all_gpio_pins[0] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 673 1 T45 13 T47 22 T117 12
all_gpio_pins[0] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1149 1 T45 22 T47 25 T117 10
all_gpio_pins[0] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 674 1 T45 13 T47 27 T117 14
all_gpio_pins[0] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1156 1 T45 26 T47 25 T117 8
all_gpio_pins[1] filter_cycles_or_more auto[0] auto[0] 54296 1 T45 1625 T47 2384 T117 597
all_gpio_pins[1] filter_cycles_or_more auto[0] auto[1] 40265 1 T45 733 T47 1047 T117 1539
all_gpio_pins[1] filter_cycles_or_more auto[1] auto[0] 58665 1 T45 753 T47 1189 T117 392
all_gpio_pins[1] filter_cycles_or_more auto[1] auto[1] 45241 1 T45 486 T47 910 T117 568
all_gpio_pins[1] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 704 1 T45 11 T47 21 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1575 1 T45 29 T47 42 T117 21
all_gpio_pins[1] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 717 1 T45 12 T47 19 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1565 1 T45 28 T47 44 T117 21
all_gpio_pins[1] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 704 1 T45 11 T47 21 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1536 1 T45 29 T47 42 T117 20
all_gpio_pins[1] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 717 1 T45 12 T47 19 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1526 1 T45 26 T47 43 T117 21
all_gpio_pins[1] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 702 1 T45 11 T47 21 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1502 1 T45 29 T47 42 T117 20
all_gpio_pins[1] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 716 1 T45 12 T47 19 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1498 1 T45 25 T47 41 T117 20
all_gpio_pins[1] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 702 1 T45 11 T47 21 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1474 1 T45 28 T47 42 T117 20
all_gpio_pins[1] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 716 1 T45 12 T47 19 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1464 1 T45 23 T47 40 T117 20
all_gpio_pins[1] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 700 1 T45 11 T47 21 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1448 1 T45 28 T47 41 T117 20
all_gpio_pins[1] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 710 1 T45 12 T47 19 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1419 1 T45 22 T47 40 T117 20
all_gpio_pins[1] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 700 1 T45 11 T47 21 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1419 1 T45 27 T47 40 T117 19
all_gpio_pins[1] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 710 1 T45 12 T47 19 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1398 1 T45 22 T47 39 T117 19
all_gpio_pins[1] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 695 1 T45 11 T47 21 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1396 1 T45 27 T47 40 T117 19
all_gpio_pins[1] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 706 1 T45 11 T47 19 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1379 1 T45 22 T47 36 T117 19
all_gpio_pins[1] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 695 1 T45 11 T47 21 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1366 1 T45 27 T47 40 T117 18
all_gpio_pins[1] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 706 1 T45 11 T47 19 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1351 1 T45 22 T47 35 T117 19
all_gpio_pins[1] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 690 1 T45 11 T47 21 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1335 1 T45 27 T47 39 T117 18
all_gpio_pins[1] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 701 1 T45 11 T47 19 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1317 1 T45 22 T47 33 T117 19
all_gpio_pins[1] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 690 1 T45 11 T47 21 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1309 1 T45 27 T47 39 T117 18
all_gpio_pins[1] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 701 1 T45 11 T47 19 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1290 1 T45 22 T47 30 T117 19
all_gpio_pins[1] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 688 1 T45 11 T47 21 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1280 1 T45 26 T47 36 T117 17
all_gpio_pins[1] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 699 1 T45 11 T47 19 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1251 1 T45 21 T47 30 T117 18
all_gpio_pins[1] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 688 1 T45 11 T47 21 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1248 1 T45 26 T47 35 T117 17
all_gpio_pins[1] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 699 1 T45 11 T47 19 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1223 1 T45 21 T47 29 T117 18
all_gpio_pins[1] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 688 1 T45 11 T47 21 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1217 1 T45 25 T47 35 T117 17
all_gpio_pins[1] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 699 1 T45 11 T47 19 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1192 1 T45 20 T47 29 T117 18
all_gpio_pins[1] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 688 1 T45 11 T47 21 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1187 1 T45 25 T47 35 T117 14
all_gpio_pins[1] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 699 1 T45 11 T47 19 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1153 1 T45 19 T47 28 T117 18
all_gpio_pins[1] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 688 1 T45 11 T47 21 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1156 1 T45 25 T47 34 T117 13
all_gpio_pins[1] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 699 1 T45 11 T47 19 T117 7
all_gpio_pins[1] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1131 1 T45 18 T47 27 T117 18
all_gpio_pins[2] filter_cycles_or_more auto[0] auto[0] 51182 1 T45 976 T47 948 T117 709
all_gpio_pins[2] filter_cycles_or_more auto[0] auto[1] 43293 1 T45 481 T47 1146 T117 1532
all_gpio_pins[2] filter_cycles_or_more auto[1] auto[0] 58991 1 T45 699 T47 2443 T117 582
all_gpio_pins[2] filter_cycles_or_more auto[1] auto[1] 45073 1 T45 1336 T47 956 T117 286
all_gpio_pins[2] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 684 1 T45 16 T47 21 T117 7
all_gpio_pins[2] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1585 1 T45 28 T47 41 T117 21
all_gpio_pins[2] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 666 1 T45 13 T47 17 T117 12
all_gpio_pins[2] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1609 1 T45 32 T47 46 T117 16
all_gpio_pins[2] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 684 1 T45 16 T47 21 T117 7
all_gpio_pins[2] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1549 1 T45 27 T47 41 T117 20
all_gpio_pins[2] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 666 1 T45 13 T47 17 T117 12
all_gpio_pins[2] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1573 1 T45 29 T47 46 T117 16
all_gpio_pins[2] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 680 1 T45 16 T47 21 T117 7
all_gpio_pins[2] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1520 1 T45 26 T47 41 T117 20
all_gpio_pins[2] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 665 1 T45 13 T47 17 T117 11
all_gpio_pins[2] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1541 1 T45 28 T47 45 T117 16
all_gpio_pins[2] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 680 1 T45 16 T47 21 T117 7
all_gpio_pins[2] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1486 1 T45 26 T47 41 T117 20
all_gpio_pins[2] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 665 1 T45 13 T47 17 T117 11
all_gpio_pins[2] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1511 1 T45 28 T47 44 T117 15
all_gpio_pins[2] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 679 1 T45 16 T47 21 T117 7
all_gpio_pins[2] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1464 1 T45 26 T47 41 T117 19
all_gpio_pins[2] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 661 1 T45 13 T47 17 T117 11
all_gpio_pins[2] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1478 1 T45 28 T47 43 T117 15
all_gpio_pins[2] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 679 1 T45 16 T47 21 T117 7
all_gpio_pins[2] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1441 1 T45 25 T47 41 T117 19
all_gpio_pins[2] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 661 1 T45 13 T47 17 T117 11
all_gpio_pins[2] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1450 1 T45 27 T47 42 T117 15
all_gpio_pins[2] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 675 1 T45 16 T47 21 T117 7
all_gpio_pins[2] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1413 1 T45 24 T47 40 T117 19
all_gpio_pins[2] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 659 1 T45 12 T47 17 T117 11
all_gpio_pins[2] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1426 1 T45 27 T47 42 T117 15
all_gpio_pins[2] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 675 1 T45 16 T47 21 T117 7
all_gpio_pins[2] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1382 1 T45 23 T47 39 T117 18
all_gpio_pins[2] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 659 1 T45 12 T47 17 T117 11
all_gpio_pins[2] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1395 1 T45 27 T47 40 T117 14
all_gpio_pins[2] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 670 1 T45 16 T47 21 T117 7
all_gpio_pins[2] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1352 1 T45 22 T47 38 T117 18
all_gpio_pins[2] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 656 1 T45 12 T47 17 T117 11
all_gpio_pins[2] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1376 1 T45 26 T47 40 T117 14
all_gpio_pins[2] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 670 1 T45 16 T47 21 T117 7
all_gpio_pins[2] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1326 1 T45 22 T47 38 T117 18
all_gpio_pins[2] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 656 1 T45 12 T47 17 T117 11
all_gpio_pins[2] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1338 1 T45 26 T47 37 T117 14
all_gpio_pins[2] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 668 1 T45 16 T47 21 T117 7
all_gpio_pins[2] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1294 1 T45 22 T47 38 T117 17
all_gpio_pins[2] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 655 1 T45 12 T47 17 T117 11
all_gpio_pins[2] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1305 1 T45 25 T47 35 T117 13
all_gpio_pins[2] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 668 1 T45 16 T47 21 T117 7
all_gpio_pins[2] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1270 1 T45 21 T47 37 T117 17
all_gpio_pins[2] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 655 1 T45 12 T47 17 T117 11
all_gpio_pins[2] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1263 1 T45 25 T47 34 T117 12
all_gpio_pins[2] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 667 1 T45 16 T47 21 T117 7
all_gpio_pins[2] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1247 1 T45 21 T47 37 T117 16
all_gpio_pins[2] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 655 1 T45 12 T47 17 T117 11
all_gpio_pins[2] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1228 1 T45 25 T47 33 T117 12
all_gpio_pins[2] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 667 1 T45 16 T47 21 T117 7
all_gpio_pins[2] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1217 1 T45 21 T47 37 T117 15
all_gpio_pins[2] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 655 1 T45 12 T47 17 T117 11
all_gpio_pins[2] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1186 1 T45 24 T47 30 T117 12
all_gpio_pins[2] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 667 1 T45 16 T47 21 T117 7
all_gpio_pins[2] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1172 1 T45 18 T47 37 T117 15
all_gpio_pins[2] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 655 1 T45 12 T47 17 T117 11
all_gpio_pins[2] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1151 1 T45 24 T47 29 T117 12
all_gpio_pins[3] filter_cycles_or_more auto[0] auto[0] 53575 1 T45 658 T47 1235 T117 783
all_gpio_pins[3] filter_cycles_or_more auto[0] auto[1] 44958 1 T45 661 T47 1995 T117 1645
all_gpio_pins[3] filter_cycles_or_more auto[1] auto[0] 59387 1 T45 795 T47 862 T117 519
all_gpio_pins[3] filter_cycles_or_more auto[1] auto[1] 40318 1 T45 1390 T47 1169 T117 231
all_gpio_pins[3] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 665 1 T45 9 T47 18 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1629 1 T45 33 T47 54 T117 13
all_gpio_pins[3] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 709 1 T45 11 T47 23 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1586 1 T45 32 T47 49 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 665 1 T45 9 T47 18 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1603 1 T45 33 T47 53 T117 13
all_gpio_pins[3] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 709 1 T45 11 T47 23 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1548 1 T45 32 T47 49 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 662 1 T45 9 T47 18 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1569 1 T45 33 T47 52 T117 13
all_gpio_pins[3] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 709 1 T45 11 T47 23 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1512 1 T45 31 T47 49 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 662 1 T45 9 T47 18 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1533 1 T45 33 T47 50 T117 13
all_gpio_pins[3] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 709 1 T45 11 T47 23 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1482 1 T45 31 T47 45 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 658 1 T45 9 T47 18 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1506 1 T45 33 T47 50 T117 13
all_gpio_pins[3] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 704 1 T45 11 T47 23 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1449 1 T45 30 T47 45 T117 10
all_gpio_pins[3] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 658 1 T45 9 T47 18 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1480 1 T45 33 T47 49 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 704 1 T45 11 T47 23 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1412 1 T45 30 T47 44 T117 10
all_gpio_pins[3] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 653 1 T45 9 T47 18 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1448 1 T45 33 T47 49 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 699 1 T45 10 T47 23 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1382 1 T45 30 T47 43 T117 10
all_gpio_pins[3] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 653 1 T45 9 T47 18 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1414 1 T45 31 T47 48 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 699 1 T45 10 T47 23 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1352 1 T45 29 T47 41 T117 10
all_gpio_pins[3] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 647 1 T45 9 T47 18 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1388 1 T45 31 T47 48 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 696 1 T45 10 T47 23 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1315 1 T45 29 T47 41 T117 10
all_gpio_pins[3] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 647 1 T45 9 T47 18 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1353 1 T45 29 T47 47 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 696 1 T45 10 T47 23 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1282 1 T45 27 T47 40 T117 10
all_gpio_pins[3] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 646 1 T45 9 T47 18 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1321 1 T45 28 T47 46 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 693 1 T45 10 T47 23 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1254 1 T45 26 T47 40 T117 10
all_gpio_pins[3] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 646 1 T45 9 T47 18 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1289 1 T45 27 T47 46 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 693 1 T45 10 T47 23 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1234 1 T45 25 T47 40 T117 10
all_gpio_pins[3] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 646 1 T45 9 T47 18 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1258 1 T45 26 T47 46 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 692 1 T45 10 T47 22 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1217 1 T45 25 T47 39 T117 10
all_gpio_pins[3] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 646 1 T45 9 T47 18 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1223 1 T45 24 T47 46 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 692 1 T45 10 T47 22 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1175 1 T45 24 T47 35 T117 10
all_gpio_pins[3] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 646 1 T45 9 T47 18 T117 11
all_gpio_pins[3] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1188 1 T45 24 T47 44 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 692 1 T45 10 T47 22 T117 12
all_gpio_pins[3] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1153 1 T45 24 T47 35 T117 10
all_gpio_pins[4] filter_cycles_or_more auto[0] auto[0] 60051 1 T45 1487 T47 1145 T117 529
all_gpio_pins[4] filter_cycles_or_more auto[0] auto[1] 43225 1 T45 599 T47 1637 T117 569
all_gpio_pins[4] filter_cycles_or_more auto[1] auto[0] 49749 1 T45 783 T47 1516 T117 266
all_gpio_pins[4] filter_cycles_or_more auto[1] auto[1] 45263 1 T45 599 T47 1268 T117 1597
all_gpio_pins[4] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 720 1 T45 8 T47 22 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1556 1 T45 39 T47 39 T117 25
all_gpio_pins[4] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 706 1 T45 10 T47 21 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1567 1 T45 37 T47 40 T117 26
all_gpio_pins[4] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 720 1 T45 8 T47 22 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1526 1 T45 39 T47 39 T117 25
all_gpio_pins[4] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 706 1 T45 10 T47 21 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1537 1 T45 35 T47 40 T117 25
all_gpio_pins[4] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 717 1 T45 8 T47 22 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1501 1 T45 37 T47 39 T117 25
all_gpio_pins[4] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 704 1 T45 10 T47 21 T117 8
all_gpio_pins[4] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1511 1 T45 35 T47 39 T117 25
all_gpio_pins[4] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 717 1 T45 8 T47 22 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1467 1 T45 37 T47 37 T117 25
all_gpio_pins[4] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 704 1 T45 10 T47 21 T117 8
all_gpio_pins[4] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1475 1 T45 33 T47 39 T117 24
all_gpio_pins[4] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 715 1 T45 8 T47 22 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1443 1 T45 37 T47 36 T117 25
all_gpio_pins[4] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 700 1 T45 10 T47 21 T117 8
all_gpio_pins[4] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1452 1 T45 31 T47 38 T117 23
all_gpio_pins[4] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 715 1 T45 8 T47 22 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1414 1 T45 37 T47 36 T117 25
all_gpio_pins[4] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 700 1 T45 10 T47 21 T117 8
all_gpio_pins[4] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1416 1 T45 29 T47 37 T117 20
all_gpio_pins[4] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 712 1 T45 8 T47 22 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1377 1 T45 34 T47 35 T117 25
all_gpio_pins[4] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 700 1 T45 10 T47 21 T117 8
all_gpio_pins[4] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1389 1 T45 27 T47 36 T117 20
all_gpio_pins[4] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 712 1 T45 8 T47 22 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1347 1 T45 34 T47 32 T117 24
all_gpio_pins[4] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 700 1 T45 10 T47 21 T117 8
all_gpio_pins[4] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1363 1 T45 27 T47 35 T117 20
all_gpio_pins[4] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 710 1 T45 8 T47 22 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1315 1 T45 34 T47 30 T117 23
all_gpio_pins[4] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 695 1 T45 10 T47 21 T117 8
all_gpio_pins[4] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1333 1 T45 24 T47 35 T117 19
all_gpio_pins[4] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 710 1 T45 8 T47 22 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1294 1 T45 33 T47 30 T117 23
all_gpio_pins[4] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 695 1 T45 10 T47 21 T117 8
all_gpio_pins[4] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1307 1 T45 24 T47 35 T117 18
all_gpio_pins[4] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 707 1 T45 8 T47 22 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1260 1 T45 33 T47 30 T117 23
all_gpio_pins[4] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 690 1 T45 10 T47 21 T117 8
all_gpio_pins[4] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1282 1 T45 24 T47 34 T117 16
all_gpio_pins[4] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 707 1 T45 8 T47 22 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1231 1 T45 31 T47 29 T117 23
all_gpio_pins[4] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 690 1 T45 10 T47 21 T117 8
all_gpio_pins[4] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1252 1 T45 24 T47 32 T117 15
all_gpio_pins[4] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 705 1 T45 8 T47 22 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1200 1 T45 31 T47 27 T117 21
all_gpio_pins[4] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 689 1 T45 10 T47 20 T117 8
all_gpio_pins[4] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1214 1 T45 23 T47 32 T117 15
all_gpio_pins[4] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 705 1 T45 8 T47 22 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1164 1 T45 29 T47 27 T117 19
all_gpio_pins[4] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 689 1 T45 10 T47 20 T117 8
all_gpio_pins[4] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1183 1 T45 23 T47 32 T117 15
all_gpio_pins[4] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 705 1 T45 8 T47 22 T117 9
all_gpio_pins[4] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1136 1 T45 29 T47 27 T117 19
all_gpio_pins[4] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 689 1 T45 10 T47 20 T117 8
all_gpio_pins[4] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1155 1 T45 23 T47 31 T117 15
all_gpio_pins[5] filter_cycles_or_more auto[0] auto[0] 54323 1 T45 726 T47 1161 T117 1776
all_gpio_pins[5] filter_cycles_or_more auto[0] auto[1] 42891 1 T45 610 T47 996 T117 262
all_gpio_pins[5] filter_cycles_or_more auto[1] auto[0] 57726 1 T45 1834 T47 2336 T117 544
all_gpio_pins[5] filter_cycles_or_more auto[1] auto[1] 43439 1 T45 545 T47 901 T117 447
all_gpio_pins[5] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 715 1 T45 12 T47 26 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1559 1 T45 21 T47 41 T117 18
all_gpio_pins[5] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 683 1 T45 14 T47 24 T117 7
all_gpio_pins[5] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1593 1 T45 20 T47 44 T117 23
all_gpio_pins[5] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 715 1 T45 12 T47 26 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1531 1 T45 21 T47 41 T117 18
all_gpio_pins[5] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 683 1 T45 14 T47 24 T117 7
all_gpio_pins[5] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1567 1 T45 20 T47 42 T117 23
all_gpio_pins[5] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 713 1 T45 12 T47 26 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1503 1 T45 21 T47 39 T117 17
all_gpio_pins[5] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 683 1 T45 14 T47 24 T117 7
all_gpio_pins[5] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1536 1 T45 20 T47 42 T117 23
all_gpio_pins[5] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 713 1 T45 12 T47 26 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1464 1 T45 21 T47 38 T117 17
all_gpio_pins[5] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 683 1 T45 14 T47 24 T117 7
all_gpio_pins[5] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1498 1 T45 20 T47 40 T117 22
all_gpio_pins[5] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 709 1 T45 12 T47 26 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1438 1 T45 21 T47 36 T117 17
all_gpio_pins[5] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 682 1 T45 14 T47 24 T117 7
all_gpio_pins[5] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1477 1 T45 20 T47 40 T117 22
all_gpio_pins[5] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 709 1 T45 12 T47 26 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1407 1 T45 19 T47 35 T117 17
all_gpio_pins[5] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 682 1 T45 14 T47 24 T117 7
all_gpio_pins[5] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1443 1 T45 20 T47 39 T117 22
all_gpio_pins[5] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 704 1 T45 12 T47 26 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1379 1 T45 19 T47 35 T117 17
all_gpio_pins[5] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 678 1 T45 13 T47 24 T117 7
all_gpio_pins[5] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1412 1 T45 21 T47 39 T117 21
all_gpio_pins[5] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 704 1 T45 12 T47 26 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1352 1 T45 19 T47 35 T117 15
all_gpio_pins[5] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 678 1 T45 13 T47 24 T117 7
all_gpio_pins[5] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1387 1 T45 21 T47 39 T117 21
all_gpio_pins[5] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 703 1 T45 12 T47 26 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1330 1 T45 18 T47 35 T117 15
all_gpio_pins[5] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 674 1 T45 13 T47 24 T117 7
all_gpio_pins[5] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1350 1 T45 19 T47 39 T117 21
all_gpio_pins[5] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 703 1 T45 12 T47 26 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1300 1 T45 18 T47 34 T117 15
all_gpio_pins[5] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 674 1 T45 13 T47 24 T117 7
all_gpio_pins[5] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1315 1 T45 19 T47 39 T117 21
all_gpio_pins[5] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 702 1 T45 12 T47 26 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1276 1 T45 18 T47 31 T117 15
all_gpio_pins[5] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 673 1 T45 13 T47 24 T117 7
all_gpio_pins[5] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1286 1 T45 19 T47 37 T117 21
all_gpio_pins[5] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 702 1 T45 12 T47 26 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1246 1 T45 18 T47 31 T117 14
all_gpio_pins[5] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 673 1 T45 13 T47 24 T117 7
all_gpio_pins[5] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1239 1 T45 18 T47 35 T117 20
all_gpio_pins[5] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 701 1 T45 12 T47 26 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1224 1 T45 18 T47 31 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 672 1 T45 13 T47 23 T117 7
all_gpio_pins[5] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1195 1 T45 18 T47 34 T117 20
all_gpio_pins[5] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 701 1 T45 12 T47 26 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1188 1 T45 18 T47 28 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 672 1 T45 13 T47 23 T117 7
all_gpio_pins[5] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1166 1 T45 16 T47 34 T117 20
all_gpio_pins[5] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 701 1 T45 12 T47 26 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1157 1 T45 18 T47 28 T117 12
all_gpio_pins[5] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 672 1 T45 13 T47 23 T117 7
all_gpio_pins[5] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1135 1 T45 16 T47 34 T117 19
all_gpio_pins[6] filter_cycles_or_more auto[0] auto[0] 53906 1 T45 1453 T47 1663 T117 700
all_gpio_pins[6] filter_cycles_or_more auto[0] auto[1] 51220 1 T45 593 T47 1817 T117 1603
all_gpio_pins[6] filter_cycles_or_more auto[1] auto[0] 52967 1 T45 861 T47 1005 T117 646
all_gpio_pins[6] filter_cycles_or_more auto[1] auto[1] 40743 1 T45 582 T47 993 T117 253
all_gpio_pins[6] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 715 1 T45 14 T47 22 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1539 1 T45 30 T47 42 T117 14
all_gpio_pins[6] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 731 1 T45 12 T47 19 T117 11
all_gpio_pins[6] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1518 1 T45 32 T47 45 T117 13
all_gpio_pins[6] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 715 1 T45 14 T47 22 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1509 1 T45 28 T47 42 T117 14
all_gpio_pins[6] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 731 1 T45 12 T47 19 T117 11
all_gpio_pins[6] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1500 1 T45 32 T47 45 T117 13
all_gpio_pins[6] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 712 1 T45 14 T47 22 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1480 1 T45 25 T47 39 T117 14
all_gpio_pins[6] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 730 1 T45 12 T47 19 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1471 1 T45 32 T47 45 T117 13
all_gpio_pins[6] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 712 1 T45 14 T47 22 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1457 1 T45 25 T47 39 T117 14
all_gpio_pins[6] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 730 1 T45 12 T47 19 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1434 1 T45 31 T47 44 T117 13
all_gpio_pins[6] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 710 1 T45 14 T47 22 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1422 1 T45 25 T47 38 T117 14
all_gpio_pins[6] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 727 1 T45 12 T47 19 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1408 1 T45 31 T47 44 T117 12
all_gpio_pins[6] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 710 1 T45 14 T47 22 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1393 1 T45 25 T47 37 T117 14
all_gpio_pins[6] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 727 1 T45 12 T47 19 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1378 1 T45 31 T47 44 T117 12
all_gpio_pins[6] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 706 1 T45 14 T47 22 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1370 1 T45 25 T47 37 T117 14
all_gpio_pins[6] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 723 1 T45 12 T47 19 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1336 1 T45 29 T47 43 T117 11
all_gpio_pins[6] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 706 1 T45 14 T47 22 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1349 1 T45 25 T47 35 T117 14
all_gpio_pins[6] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 723 1 T45 12 T47 19 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1309 1 T45 29 T47 43 T117 11
all_gpio_pins[6] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 705 1 T45 14 T47 22 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1323 1 T45 23 T47 33 T117 14
all_gpio_pins[6] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 720 1 T45 12 T47 19 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1282 1 T45 29 T47 42 T117 11
all_gpio_pins[6] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 705 1 T45 14 T47 22 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1296 1 T45 23 T47 33 T117 14
all_gpio_pins[6] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 720 1 T45 12 T47 19 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1248 1 T45 29 T47 41 T117 9
all_gpio_pins[6] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 704 1 T45 14 T47 22 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1266 1 T45 21 T47 32 T117 13
all_gpio_pins[6] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 718 1 T45 12 T47 19 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1210 1 T45 28 T47 38 T117 9
all_gpio_pins[6] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 704 1 T45 14 T47 22 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1231 1 T45 21 T47 32 T117 13
all_gpio_pins[6] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 718 1 T45 12 T47 19 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1181 1 T45 27 T47 36 T117 8
all_gpio_pins[6] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 703 1 T45 14 T47 22 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1202 1 T45 21 T47 32 T117 13
all_gpio_pins[6] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 717 1 T45 12 T47 18 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1149 1 T45 26 T47 36 T117 7
all_gpio_pins[6] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 703 1 T45 14 T47 22 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1169 1 T45 20 T47 29 T117 13
all_gpio_pins[6] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 717 1 T45 12 T47 18 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1124 1 T45 25 T47 36 T117 7
all_gpio_pins[6] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 703 1 T45 14 T47 22 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1141 1 T45 20 T47 28 T117 12
all_gpio_pins[6] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 717 1 T45 12 T47 18 T117 10
all_gpio_pins[6] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1096 1 T45 24 T47 36 T117 7
all_gpio_pins[7] filter_cycles_or_more auto[0] auto[0] 51084 1 T45 702 T47 2192 T117 471
all_gpio_pins[7] filter_cycles_or_more auto[0] auto[1] 40009 1 T45 844 T47 862 T117 399
all_gpio_pins[7] filter_cycles_or_more auto[1] auto[0] 62940 1 T45 555 T47 1389 T117 1760
all_gpio_pins[7] filter_cycles_or_more auto[1] auto[1] 45735 1 T45 1313 T47 997 T117 412
all_gpio_pins[7] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 690 1 T45 13 T47 21 T117 10
all_gpio_pins[7] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1533 1 T45 34 T47 44 T117 19
all_gpio_pins[7] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 686 1 T45 13 T47 17 T117 16
all_gpio_pins[7] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1546 1 T45 35 T47 48 T117 14
all_gpio_pins[7] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 690 1 T45 13 T47 21 T117 10
all_gpio_pins[7] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1494 1 T45 34 T47 43 T117 18
all_gpio_pins[7] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 686 1 T45 13 T47 17 T117 16
all_gpio_pins[7] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1516 1 T45 34 T47 48 T117 14
all_gpio_pins[7] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 687 1 T45 13 T47 21 T117 10
all_gpio_pins[7] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1469 1 T45 33 T47 43 T117 18
all_gpio_pins[7] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 685 1 T45 13 T47 17 T117 15
all_gpio_pins[7] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1487 1 T45 32 T47 47 T117 13
all_gpio_pins[7] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 687 1 T45 13 T47 21 T117 10
all_gpio_pins[7] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1436 1 T45 32 T47 41 T117 18
all_gpio_pins[7] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 685 1 T45 13 T47 17 T117 15
all_gpio_pins[7] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1466 1 T45 31 T47 47 T117 13
all_gpio_pins[7] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 685 1 T45 13 T47 21 T117 10
all_gpio_pins[7] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1413 1 T45 30 T47 40 T117 18
all_gpio_pins[7] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 681 1 T45 13 T47 17 T117 15
all_gpio_pins[7] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1438 1 T45 31 T47 47 T117 13
all_gpio_pins[7] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 685 1 T45 13 T47 21 T117 10
all_gpio_pins[7] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1380 1 T45 30 T47 40 T117 18
all_gpio_pins[7] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 681 1 T45 13 T47 17 T117 15
all_gpio_pins[7] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1406 1 T45 31 T47 46 T117 12
all_gpio_pins[7] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 682 1 T45 13 T47 21 T117 10
all_gpio_pins[7] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1348 1 T45 29 T47 39 T117 18
all_gpio_pins[7] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 678 1 T45 12 T47 17 T117 15
all_gpio_pins[7] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1379 1 T45 30 T47 44 T117 12
all_gpio_pins[7] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 682 1 T45 13 T47 21 T117 10
all_gpio_pins[7] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1319 1 T45 29 T47 39 T117 18
all_gpio_pins[7] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 678 1 T45 12 T47 17 T117 15
all_gpio_pins[7] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1351 1 T45 29 T47 44 T117 12
all_gpio_pins[7] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 676 1 T45 13 T47 21 T117 10
all_gpio_pins[7] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1292 1 T45 29 T47 37 T117 17
all_gpio_pins[7] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 673 1 T45 12 T47 17 T117 15
all_gpio_pins[7] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1315 1 T45 28 T47 44 T117 12
all_gpio_pins[7] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 676 1 T45 13 T47 21 T117 10
all_gpio_pins[7] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1261 1 T45 28 T47 37 T117 16
all_gpio_pins[7] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 673 1 T45 12 T47 17 T117 15
all_gpio_pins[7] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1289 1 T45 27 T47 42 T117 12
all_gpio_pins[7] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 674 1 T45 13 T47 21 T117 10
all_gpio_pins[7] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1225 1 T45 28 T47 35 T117 16
all_gpio_pins[7] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 670 1 T45 12 T47 17 T117 15
all_gpio_pins[7] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1262 1 T45 26 T47 42 T117 12
all_gpio_pins[7] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 674 1 T45 13 T47 21 T117 10
all_gpio_pins[7] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1196 1 T45 27 T47 34 T117 16
all_gpio_pins[7] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 670 1 T45 12 T47 17 T117 15
all_gpio_pins[7] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1237 1 T45 26 T47 40 T117 12
all_gpio_pins[7] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 673 1 T45 13 T47 21 T117 10
all_gpio_pins[7] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1156 1 T45 26 T47 34 T117 16
all_gpio_pins[7] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 670 1 T45 12 T47 17 T117 15
all_gpio_pins[7] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1204 1 T45 26 T47 39 T117 12
all_gpio_pins[7] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 673 1 T45 13 T47 21 T117 10
all_gpio_pins[7] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1129 1 T45 26 T47 34 T117 16
all_gpio_pins[7] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 670 1 T45 12 T47 17 T117 15
all_gpio_pins[7] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1174 1 T45 26 T47 39 T117 12
all_gpio_pins[7] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 673 1 T45 13 T47 21 T117 10
all_gpio_pins[7] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1100 1 T45 25 T47 31 T117 16
all_gpio_pins[7] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 670 1 T45 12 T47 17 T117 15
all_gpio_pins[7] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1137 1 T45 24 T47 38 T117 12
all_gpio_pins[8] filter_cycles_or_more auto[0] auto[0] 50206 1 T45 1384 T47 1136 T117 452
all_gpio_pins[8] filter_cycles_or_more auto[0] auto[1] 43591 1 T45 652 T47 1829 T117 337
all_gpio_pins[8] filter_cycles_or_more auto[1] auto[0] 51179 1 T45 850 T47 1343 T117 722
all_gpio_pins[8] filter_cycles_or_more auto[1] auto[1] 52199 1 T45 624 T47 1040 T117 1573
all_gpio_pins[8] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 674 1 T45 10 T47 25 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1649 1 T45 34 T47 44 T117 17
all_gpio_pins[8] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 679 1 T45 11 T47 22 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1647 1 T45 33 T47 47 T117 18
all_gpio_pins[8] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 674 1 T45 10 T47 25 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1614 1 T45 32 T47 42 T117 15
all_gpio_pins[8] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 679 1 T45 11 T47 22 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1623 1 T45 32 T47 47 T117 18
all_gpio_pins[8] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 669 1 T45 10 T47 25 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1583 1 T45 32 T47 39 T117 15
all_gpio_pins[8] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 677 1 T45 11 T47 22 T117 10
all_gpio_pins[8] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1597 1 T45 31 T47 47 T117 18
all_gpio_pins[8] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 669 1 T45 10 T47 25 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1559 1 T45 32 T47 38 T117 15
all_gpio_pins[8] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 677 1 T45 11 T47 22 T117 10
all_gpio_pins[8] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1569 1 T45 31 T47 45 T117 18
all_gpio_pins[8] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 667 1 T45 10 T47 25 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1528 1 T45 31 T47 38 T117 15
all_gpio_pins[8] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 673 1 T45 11 T47 22 T117 10
all_gpio_pins[8] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1541 1 T45 31 T47 45 T117 18
all_gpio_pins[8] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 667 1 T45 10 T47 25 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1496 1 T45 31 T47 37 T117 15
all_gpio_pins[8] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 673 1 T45 11 T47 22 T117 10
all_gpio_pins[8] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1507 1 T45 31 T47 44 T117 18
all_gpio_pins[8] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 662 1 T45 10 T47 25 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1463 1 T45 30 T47 37 T117 15
all_gpio_pins[8] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 672 1 T45 11 T47 22 T117 10
all_gpio_pins[8] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1477 1 T45 29 T47 44 T117 18
all_gpio_pins[8] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 662 1 T45 10 T47 25 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1424 1 T45 28 T47 36 T117 15
all_gpio_pins[8] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 672 1 T45 11 T47 22 T117 10
all_gpio_pins[8] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1443 1 T45 27 T47 44 T117 16
all_gpio_pins[8] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 658 1 T45 10 T47 25 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1392 1 T45 28 T47 35 T117 15
all_gpio_pins[8] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 669 1 T45 11 T47 22 T117 10
all_gpio_pins[8] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1409 1 T45 26 T47 44 T117 16
all_gpio_pins[8] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 658 1 T45 10 T47 25 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1353 1 T45 28 T47 34 T117 14
all_gpio_pins[8] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 669 1 T45 11 T47 22 T117 10
all_gpio_pins[8] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1379 1 T45 25 T47 44 T117 16
all_gpio_pins[8] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 656 1 T45 10 T47 25 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1315 1 T45 27 T47 33 T117 13
all_gpio_pins[8] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 666 1 T45 11 T47 22 T117 10
all_gpio_pins[8] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1347 1 T45 23 T47 42 T117 16
all_gpio_pins[8] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 656 1 T45 10 T47 25 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1284 1 T45 26 T47 31 T117 13
all_gpio_pins[8] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 666 1 T45 11 T47 22 T117 10
all_gpio_pins[8] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1316 1 T45 23 T47 41 T117 16
all_gpio_pins[8] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 655 1 T45 10 T47 25 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1255 1 T45 26 T47 30 T117 13
all_gpio_pins[8] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 665 1 T45 11 T47 21 T117 10
all_gpio_pins[8] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1275 1 T45 23 T47 41 T117 15
all_gpio_pins[8] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 655 1 T45 10 T47 25 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1226 1 T45 25 T47 30 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 665 1 T45 11 T47 21 T117 10
all_gpio_pins[8] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1241 1 T45 23 T47 40 T117 15
all_gpio_pins[8] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 655 1 T45 10 T47 25 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1199 1 T45 25 T47 29 T117 11
all_gpio_pins[8] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 665 1 T45 11 T47 21 T117 10
all_gpio_pins[8] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1199 1 T45 23 T47 38 T117 15
all_gpio_pins[9] filter_cycles_or_more auto[0] auto[0] 55569 1 T45 896 T47 958 T117 334
all_gpio_pins[9] filter_cycles_or_more auto[0] auto[1] 43044 1 T45 725 T47 1211 T117 453
all_gpio_pins[9] filter_cycles_or_more auto[1] auto[0] 53706 1 T45 1106 T47 998 T117 2159
all_gpio_pins[9] filter_cycles_or_more auto[1] auto[1] 46067 1 T45 715 T47 2297 T117 245
all_gpio_pins[9] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 707 1 T45 12 T47 12 T117 8
all_gpio_pins[9] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1576 1 T45 34 T47 53 T117 16
all_gpio_pins[9] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 667 1 T45 11 T47 13 T117 12
all_gpio_pins[9] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1617 1 T45 36 T47 53 T117 13
all_gpio_pins[9] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 707 1 T45 12 T47 12 T117 8
all_gpio_pins[9] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1539 1 T45 33 T47 53 T117 16
all_gpio_pins[9] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 667 1 T45 11 T47 13 T117 12
all_gpio_pins[9] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1587 1 T45 35 T47 51 T117 13
all_gpio_pins[9] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 704 1 T45 12 T47 12 T117 8
all_gpio_pins[9] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1512 1 T45 33 T47 53 T117 16
all_gpio_pins[9] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 665 1 T45 11 T47 13 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1550 1 T45 32 T47 49 T117 13
all_gpio_pins[9] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 704 1 T45 12 T47 12 T117 8
all_gpio_pins[9] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1482 1 T45 33 T47 53 T117 16
all_gpio_pins[9] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 665 1 T45 11 T47 13 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1522 1 T45 31 T47 48 T117 13
all_gpio_pins[9] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 702 1 T45 12 T47 12 T117 8
all_gpio_pins[9] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1445 1 T45 31 T47 53 T117 14
all_gpio_pins[9] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 660 1 T45 11 T47 13 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1494 1 T45 31 T47 47 T117 13
all_gpio_pins[9] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 702 1 T45 12 T47 12 T117 8
all_gpio_pins[9] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1403 1 T45 28 T47 52 T117 14
all_gpio_pins[9] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 660 1 T45 11 T47 13 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1468 1 T45 31 T47 46 T117 13
all_gpio_pins[9] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 697 1 T45 12 T47 12 T117 8
all_gpio_pins[9] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1369 1 T45 28 T47 51 T117 14
all_gpio_pins[9] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 658 1 T45 10 T47 13 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1442 1 T45 32 T47 46 T117 13
all_gpio_pins[9] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 697 1 T45 12 T47 12 T117 8
all_gpio_pins[9] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1347 1 T45 28 T47 51 T117 13
all_gpio_pins[9] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 658 1 T45 10 T47 13 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1419 1 T45 32 T47 44 T117 13
all_gpio_pins[9] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 691 1 T45 12 T47 12 T117 8
all_gpio_pins[9] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1315 1 T45 28 T47 49 T117 13
all_gpio_pins[9] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 656 1 T45 10 T47 13 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1385 1 T45 32 T47 44 T117 12
all_gpio_pins[9] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 691 1 T45 12 T47 12 T117 8
all_gpio_pins[9] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1282 1 T45 27 T47 46 T117 13
all_gpio_pins[9] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 656 1 T45 10 T47 13 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1347 1 T45 31 T47 42 T117 12
all_gpio_pins[9] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 689 1 T45 12 T47 12 T117 8
all_gpio_pins[9] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1258 1 T45 27 T47 43 T117 12
all_gpio_pins[9] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 653 1 T45 10 T47 13 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1323 1 T45 30 T47 42 T117 12
all_gpio_pins[9] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 689 1 T45 12 T47 12 T117 8
all_gpio_pins[9] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1226 1 T45 27 T47 43 T117 12
all_gpio_pins[9] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 653 1 T45 10 T47 13 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1286 1 T45 28 T47 42 T117 12
all_gpio_pins[9] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 689 1 T45 12 T47 12 T117 8
all_gpio_pins[9] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1197 1 T45 25 T47 42 T117 12
all_gpio_pins[9] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 652 1 T45 10 T47 13 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1267 1 T45 28 T47 42 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 689 1 T45 12 T47 12 T117 8
all_gpio_pins[9] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1160 1 T45 23 T47 40 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 652 1 T45 10 T47 13 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1239 1 T45 28 T47 42 T117 10
all_gpio_pins[9] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 689 1 T45 12 T47 12 T117 8
all_gpio_pins[9] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1119 1 T45 23 T47 39 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 652 1 T45 10 T47 13 T117 11
all_gpio_pins[9] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1206 1 T45 28 T47 38 T117 10
all_gpio_pins[10] filter_cycles_or_more auto[0] auto[0] 57790 1 T45 735 T47 1501 T117 1476
all_gpio_pins[10] filter_cycles_or_more auto[0] auto[1] 46132 1 T45 638 T47 760 T117 313
all_gpio_pins[10] filter_cycles_or_more auto[1] auto[0] 55310 1 T45 1714 T47 2445 T117 956
all_gpio_pins[10] filter_cycles_or_more auto[1] auto[1] 40031 1 T45 438 T47 918 T117 474
all_gpio_pins[10] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 701 1 T45 12 T47 18 T117 6
all_gpio_pins[10] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1547 1 T45 29 T47 40 T117 20
all_gpio_pins[10] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 715 1 T45 14 T47 21 T117 7
all_gpio_pins[10] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1528 1 T45 28 T47 38 T117 19
all_gpio_pins[10] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 701 1 T45 12 T47 18 T117 6
all_gpio_pins[10] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1515 1 T45 29 T47 39 T117 19
all_gpio_pins[10] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 715 1 T45 14 T47 21 T117 7
all_gpio_pins[10] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1499 1 T45 28 T47 38 T117 19
all_gpio_pins[10] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 699 1 T45 12 T47 18 T117 6
all_gpio_pins[10] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1487 1 T45 29 T47 37 T117 18
all_gpio_pins[10] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 714 1 T45 14 T47 21 T117 7
all_gpio_pins[10] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1464 1 T45 27 T47 38 T117 19
all_gpio_pins[10] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 699 1 T45 12 T47 18 T117 6
all_gpio_pins[10] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1462 1 T45 29 T47 37 T117 15
all_gpio_pins[10] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 714 1 T45 14 T47 21 T117 7
all_gpio_pins[10] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1436 1 T45 26 T47 38 T117 19
all_gpio_pins[10] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 696 1 T45 12 T47 18 T117 6
all_gpio_pins[10] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1439 1 T45 29 T47 36 T117 14
all_gpio_pins[10] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 708 1 T45 14 T47 21 T117 7
all_gpio_pins[10] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1418 1 T45 26 T47 38 T117 19
all_gpio_pins[10] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 696 1 T45 12 T47 18 T117 6
all_gpio_pins[10] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1407 1 T45 28 T47 35 T117 14
all_gpio_pins[10] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 708 1 T45 14 T47 21 T117 7
all_gpio_pins[10] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1383 1 T45 25 T47 36 T117 17
all_gpio_pins[10] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 689 1 T45 12 T47 18 T117 6
all_gpio_pins[10] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1373 1 T45 27 T47 34 T117 11
all_gpio_pins[10] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 705 1 T45 14 T47 21 T117 7
all_gpio_pins[10] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1356 1 T45 25 T47 36 T117 17
all_gpio_pins[10] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 689 1 T45 12 T47 18 T117 6
all_gpio_pins[10] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1335 1 T45 27 T47 34 T117 11
all_gpio_pins[10] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 705 1 T45 14 T47 21 T117 7
all_gpio_pins[10] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1318 1 T45 24 T47 35 T117 17
all_gpio_pins[10] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 687 1 T45 12 T47 18 T117 6
all_gpio_pins[10] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1305 1 T45 27 T47 31 T117 11
all_gpio_pins[10] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 700 1 T45 14 T47 21 T117 7
all_gpio_pins[10] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1283 1 T45 23 T47 35 T117 17
all_gpio_pins[10] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 687 1 T45 12 T47 18 T117 6
all_gpio_pins[10] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1278 1 T45 26 T47 31 T117 11
all_gpio_pins[10] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 700 1 T45 14 T47 21 T117 7
all_gpio_pins[10] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1258 1 T45 22 T47 34 T117 17
all_gpio_pins[10] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 685 1 T45 12 T47 18 T117 6
all_gpio_pins[10] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1257 1 T45 26 T47 31 T117 11
all_gpio_pins[10] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 697 1 T45 14 T47 21 T117 7
all_gpio_pins[10] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1216 1 T45 21 T47 34 T117 16
all_gpio_pins[10] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 685 1 T45 12 T47 18 T117 6
all_gpio_pins[10] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1231 1 T45 26 T47 31 T117 11
all_gpio_pins[10] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 697 1 T45 14 T47 21 T117 7
all_gpio_pins[10] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1188 1 T45 20 T47 33 T117 15
all_gpio_pins[10] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 683 1 T45 12 T47 18 T117 6
all_gpio_pins[10] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1205 1 T45 26 T47 30 T117 10
all_gpio_pins[10] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 697 1 T45 14 T47 21 T117 7
all_gpio_pins[10] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1158 1 T45 19 T47 31 T117 15
all_gpio_pins[10] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 683 1 T45 12 T47 18 T117 6
all_gpio_pins[10] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1178 1 T45 26 T47 30 T117 9
all_gpio_pins[10] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 697 1 T45 14 T47 21 T117 7
all_gpio_pins[10] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1125 1 T45 17 T47 29 T117 15
all_gpio_pins[10] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 683 1 T45 12 T47 18 T117 6
all_gpio_pins[10] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1144 1 T45 25 T47 29 T117 9
all_gpio_pins[10] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 697 1 T45 14 T47 21 T117 7
all_gpio_pins[10] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1101 1 T45 16 T47 29 T117 15
all_gpio_pins[11] filter_cycles_or_more auto[0] auto[0] 62404 1 T45 1033 T47 1960 T117 372
all_gpio_pins[11] filter_cycles_or_more auto[0] auto[1] 41327 1 T45 651 T47 679 T117 1865
all_gpio_pins[11] filter_cycles_or_more auto[1] auto[0] 52812 1 T45 744 T47 2176 T117 403
all_gpio_pins[11] filter_cycles_or_more auto[1] auto[1] 42578 1 T45 1225 T47 793 T117 341
all_gpio_pins[11] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 723 1 T45 10 T47 28 T117 6
all_gpio_pins[11] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1528 1 T45 27 T47 31 T117 27
all_gpio_pins[11] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 685 1 T45 12 T47 23 T117 7
all_gpio_pins[11] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1565 1 T45 26 T47 37 T117 26
all_gpio_pins[11] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 723 1 T45 10 T47 28 T117 6
all_gpio_pins[11] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1490 1 T45 27 T47 31 T117 27
all_gpio_pins[11] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 685 1 T45 12 T47 23 T117 7
all_gpio_pins[11] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1531 1 T45 26 T47 35 T117 26
all_gpio_pins[11] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 720 1 T45 10 T47 28 T117 6
all_gpio_pins[11] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1470 1 T45 27 T47 30 T117 26
all_gpio_pins[11] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 685 1 T45 12 T47 23 T117 7
all_gpio_pins[11] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1501 1 T45 24 T47 34 T117 26
all_gpio_pins[11] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 720 1 T45 10 T47 28 T117 6
all_gpio_pins[11] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1444 1 T45 27 T47 30 T117 26
all_gpio_pins[11] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 685 1 T45 12 T47 23 T117 7
all_gpio_pins[11] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1473 1 T45 22 T47 33 T117 24
all_gpio_pins[11] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 719 1 T45 10 T47 28 T117 6
all_gpio_pins[11] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1413 1 T45 27 T47 30 T117 26
all_gpio_pins[11] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 682 1 T45 12 T47 23 T117 7
all_gpio_pins[11] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1449 1 T45 22 T47 31 T117 22
all_gpio_pins[11] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 719 1 T45 10 T47 28 T117 6
all_gpio_pins[11] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1388 1 T45 26 T47 29 T117 25
all_gpio_pins[11] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 682 1 T45 12 T47 23 T117 7
all_gpio_pins[11] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1416 1 T45 22 T47 30 T117 22
all_gpio_pins[11] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 715 1 T45 10 T47 28 T117 6
all_gpio_pins[11] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1356 1 T45 26 T47 29 T117 25
all_gpio_pins[11] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 680 1 T45 12 T47 23 T117 7
all_gpio_pins[11] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1379 1 T45 22 T47 30 T117 21
all_gpio_pins[11] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 715 1 T45 10 T47 28 T117 6
all_gpio_pins[11] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1333 1 T45 26 T47 27 T117 25
all_gpio_pins[11] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 680 1 T45 12 T47 23 T117 7
all_gpio_pins[11] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1344 1 T45 22 T47 29 T117 20
all_gpio_pins[11] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 711 1 T45 10 T47 28 T117 6
all_gpio_pins[11] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1299 1 T45 25 T47 27 T117 25
all_gpio_pins[11] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 675 1 T45 12 T47 23 T117 7
all_gpio_pins[11] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1307 1 T45 21 T47 29 T117 19
all_gpio_pins[11] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 711 1 T45 10 T47 28 T117 6
all_gpio_pins[11] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1272 1 T45 25 T47 27 T117 25
all_gpio_pins[11] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 675 1 T45 12 T47 23 T117 7
all_gpio_pins[11] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1275 1 T45 19 T47 28 T117 19
all_gpio_pins[11] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 709 1 T45 10 T47 28 T117 6
all_gpio_pins[11] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1252 1 T45 24 T47 27 T117 25
all_gpio_pins[11] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 671 1 T45 11 T47 23 T117 7
all_gpio_pins[11] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1237 1 T45 18 T47 28 T117 18
all_gpio_pins[11] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 709 1 T45 10 T47 28 T117 6
all_gpio_pins[11] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1222 1 T45 24 T47 25 T117 25
all_gpio_pins[11] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 671 1 T45 11 T47 23 T117 7
all_gpio_pins[11] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1204 1 T45 18 T47 27 T117 18
all_gpio_pins[11] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 707 1 T45 10 T47 28 T117 6
all_gpio_pins[11] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1194 1 T45 23 T47 24 T117 25
all_gpio_pins[11] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 670 1 T45 11 T47 22 T117 7
all_gpio_pins[11] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1164 1 T45 18 T47 27 T117 16
all_gpio_pins[11] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 707 1 T45 10 T47 28 T117 6
all_gpio_pins[11] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1172 1 T45 23 T47 24 T117 25
all_gpio_pins[11] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 670 1 T45 11 T47 22 T117 7
all_gpio_pins[11] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1142 1 T45 17 T47 27 T117 15
all_gpio_pins[11] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 707 1 T45 10 T47 28 T117 6
all_gpio_pins[11] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1149 1 T45 23 T47 23 T117 25
all_gpio_pins[11] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 670 1 T45 11 T47 22 T117 7
all_gpio_pins[11] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1118 1 T45 16 T47 27 T117 14
all_gpio_pins[12] filter_cycles_or_more auto[0] auto[0] 52051 1 T45 816 T47 1344 T117 588
all_gpio_pins[12] filter_cycles_or_more auto[0] auto[1] 43236 1 T45 434 T47 875 T117 639
all_gpio_pins[12] filter_cycles_or_more auto[1] auto[0] 55546 1 T45 959 T47 1278 T117 1497
all_gpio_pins[12] filter_cycles_or_more auto[1] auto[1] 48033 1 T45 1331 T47 2114 T117 288
all_gpio_pins[12] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 670 1 T45 10 T47 18 T117 8
all_gpio_pins[12] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1597 1 T45 31 T47 39 T117 22
all_gpio_pins[12] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 654 1 T45 12 T47 15 T117 11
all_gpio_pins[12] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1616 1 T45 30 T47 43 T117 20
all_gpio_pins[12] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 670 1 T45 10 T47 18 T117 8
all_gpio_pins[12] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1556 1 T45 28 T47 39 T117 22
all_gpio_pins[12] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 654 1 T45 12 T47 15 T117 11
all_gpio_pins[12] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1585 1 T45 30 T47 43 T117 20
all_gpio_pins[12] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 666 1 T45 10 T47 18 T117 8
all_gpio_pins[12] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1531 1 T45 27 T47 38 T117 22
all_gpio_pins[12] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 654 1 T45 12 T47 15 T117 11
all_gpio_pins[12] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1556 1 T45 30 T47 43 T117 19
all_gpio_pins[12] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 666 1 T45 10 T47 18 T117 8
all_gpio_pins[12] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1507 1 T45 27 T47 38 T117 21
all_gpio_pins[12] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 654 1 T45 12 T47 15 T117 11
all_gpio_pins[12] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1520 1 T45 30 T47 43 T117 19
all_gpio_pins[12] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 665 1 T45 10 T47 18 T117 8
all_gpio_pins[12] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1481 1 T45 27 T47 38 T117 21
all_gpio_pins[12] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 648 1 T45 12 T47 15 T117 11
all_gpio_pins[12] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1493 1 T45 30 T47 42 T117 19
all_gpio_pins[12] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 665 1 T45 10 T47 18 T117 8
all_gpio_pins[12] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1450 1 T45 26 T47 37 T117 21
all_gpio_pins[12] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 648 1 T45 12 T47 15 T117 11
all_gpio_pins[12] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1462 1 T45 30 T47 41 T117 19
all_gpio_pins[12] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 661 1 T45 10 T47 18 T117 8
all_gpio_pins[12] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1422 1 T45 26 T47 37 T117 21
all_gpio_pins[12] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 645 1 T45 12 T47 15 T117 11
all_gpio_pins[12] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1434 1 T45 30 T47 41 T117 18
all_gpio_pins[12] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 661 1 T45 10 T47 18 T117 8
all_gpio_pins[12] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1387 1 T45 26 T47 37 T117 21
all_gpio_pins[12] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 645 1 T45 12 T47 15 T117 11
all_gpio_pins[12] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1402 1 T45 29 T47 40 T117 16
all_gpio_pins[12] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 654 1 T45 10 T47 18 T117 8
all_gpio_pins[12] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1361 1 T45 26 T47 36 T117 21
all_gpio_pins[12] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 642 1 T45 12 T47 15 T117 11
all_gpio_pins[12] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1369 1 T45 28 T47 40 T117 16
all_gpio_pins[12] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 654 1 T45 10 T47 18 T117 8
all_gpio_pins[12] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1323 1 T45 24 T47 36 T117 20
all_gpio_pins[12] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 642 1 T45 12 T47 15 T117 11
all_gpio_pins[12] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1322 1 T45 28 T47 40 T117 16
all_gpio_pins[12] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 651 1 T45 10 T47 18 T117 8
all_gpio_pins[12] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1288 1 T45 23 T47 33 T117 20
all_gpio_pins[12] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 642 1 T45 12 T47 15 T117 11
all_gpio_pins[12] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1285 1 T45 28 T47 39 T117 16
all_gpio_pins[12] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 651 1 T45 10 T47 18 T117 8
all_gpio_pins[12] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1259 1 T45 21 T47 33 T117 20
all_gpio_pins[12] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 642 1 T45 12 T47 15 T117 11
all_gpio_pins[12] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1257 1 T45 28 T47 37 T117 16
all_gpio_pins[12] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 650 1 T45 10 T47 18 T117 8
all_gpio_pins[12] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1226 1 T45 20 T47 30 T117 20
all_gpio_pins[12] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 642 1 T45 12 T47 15 T117 11
all_gpio_pins[12] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1223 1 T45 28 T47 36 T117 15
all_gpio_pins[12] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 650 1 T45 10 T47 18 T117 8
all_gpio_pins[12] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1204 1 T45 19 T47 30 T117 20
all_gpio_pins[12] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 642 1 T45 12 T47 15 T117 11
all_gpio_pins[12] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1194 1 T45 27 T47 36 T117 13
all_gpio_pins[12] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 650 1 T45 10 T47 18 T117 8
all_gpio_pins[12] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1170 1 T45 17 T47 29 T117 20
all_gpio_pins[12] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 642 1 T45 12 T47 15 T117 11
all_gpio_pins[12] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1163 1 T45 27 T47 36 T117 13
all_gpio_pins[13] filter_cycles_or_more auto[0] auto[0] 54466 1 T45 598 T47 778 T117 637
all_gpio_pins[13] filter_cycles_or_more auto[0] auto[1] 46414 1 T45 748 T47 2010 T117 1467
all_gpio_pins[13] filter_cycles_or_more auto[1] auto[0] 50132 1 T45 424 T47 1193 T117 773
all_gpio_pins[13] filter_cycles_or_more auto[1] auto[1] 48033 1 T45 1595 T47 1411 T117 236
all_gpio_pins[13] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 645 1 T45 10 T47 15 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1624 1 T45 39 T47 53 T117 18
all_gpio_pins[13] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 641 1 T45 11 T47 16 T117 12
all_gpio_pins[13] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1627 1 T45 39 T47 52 T117 16
all_gpio_pins[13] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 645 1 T45 10 T47 15 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1595 1 T45 39 T47 51 T117 18
all_gpio_pins[13] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 641 1 T45 11 T47 16 T117 12
all_gpio_pins[13] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1597 1 T45 38 T47 51 T117 16
all_gpio_pins[13] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 640 1 T45 10 T47 15 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1571 1 T45 39 T47 50 T117 18
all_gpio_pins[13] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 639 1 T45 11 T47 16 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1563 1 T45 37 T47 50 T117 16
all_gpio_pins[13] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 640 1 T45 10 T47 15 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1538 1 T45 36 T47 50 T117 18
all_gpio_pins[13] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 639 1 T45 11 T47 16 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1518 1 T45 34 T47 50 T117 15
all_gpio_pins[13] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 638 1 T45 10 T47 15 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1509 1 T45 36 T47 49 T117 18
all_gpio_pins[13] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 637 1 T45 11 T47 16 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1498 1 T45 34 T47 50 T117 15
all_gpio_pins[13] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 638 1 T45 10 T47 15 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1478 1 T45 35 T47 47 T117 18
all_gpio_pins[13] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 637 1 T45 11 T47 16 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1466 1 T45 33 T47 50 T117 15
all_gpio_pins[13] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 634 1 T45 10 T47 15 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1444 1 T45 34 T47 45 T117 17
all_gpio_pins[13] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 635 1 T45 10 T47 16 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1430 1 T45 34 T47 49 T117 12
all_gpio_pins[13] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 634 1 T45 10 T47 15 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1398 1 T45 33 T47 43 T117 16
all_gpio_pins[13] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 635 1 T45 10 T47 16 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1396 1 T45 34 T47 48 T117 12
all_gpio_pins[13] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 628 1 T45 10 T47 15 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1374 1 T45 33 T47 43 T117 16
all_gpio_pins[13] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 629 1 T45 10 T47 16 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1357 1 T45 34 T47 48 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 628 1 T45 10 T47 15 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1341 1 T45 31 T47 41 T117 16
all_gpio_pins[13] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 629 1 T45 10 T47 16 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1329 1 T45 33 T47 47 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 624 1 T45 10 T47 15 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1318 1 T45 30 T47 39 T117 15
all_gpio_pins[13] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 628 1 T45 10 T47 16 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1302 1 T45 33 T47 47 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 624 1 T45 10 T47 15 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1288 1 T45 29 T47 38 T117 15
all_gpio_pins[13] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 628 1 T45 10 T47 16 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1269 1 T45 33 T47 46 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 623 1 T45 10 T47 15 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1244 1 T45 26 T47 38 T117 15
all_gpio_pins[13] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 627 1 T45 10 T47 16 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1229 1 T45 32 T47 45 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 623 1 T45 10 T47 15 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1221 1 T45 25 T47 37 T117 15
all_gpio_pins[13] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 627 1 T45 10 T47 16 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1190 1 T45 31 T47 43 T117 8
all_gpio_pins[13] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 623 1 T45 10 T47 15 T117 10
all_gpio_pins[13] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1181 1 T45 25 T47 37 T117 15
all_gpio_pins[13] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 627 1 T45 10 T47 16 T117 11
all_gpio_pins[13] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1163 1 T45 31 T47 42 T117 8
all_gpio_pins[14] filter_cycles_or_more auto[0] auto[0] 52318 1 T45 889 T47 990 T117 355
all_gpio_pins[14] filter_cycles_or_more auto[0] auto[1] 45883 1 T45 1192 T47 1288 T117 615
all_gpio_pins[14] filter_cycles_or_more auto[1] auto[0] 49086 1 T45 765 T47 825 T117 609
all_gpio_pins[14] filter_cycles_or_more auto[1] auto[1] 49589 1 T45 632 T47 2301 T117 1457
all_gpio_pins[14] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 633 1 T45 14 T47 11 T117 5
all_gpio_pins[14] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1709 1 T45 29 T47 57 T117 26
all_gpio_pins[14] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 629 1 T45 15 T47 15 T117 10
all_gpio_pins[14] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1714 1 T45 28 T47 54 T117 22
all_gpio_pins[14] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 633 1 T45 14 T47 11 T117 5
all_gpio_pins[14] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1676 1 T45 29 T47 55 T117 25
all_gpio_pins[14] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 629 1 T45 15 T47 15 T117 10
all_gpio_pins[14] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1684 1 T45 28 T47 52 T117 22
all_gpio_pins[14] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 630 1 T45 14 T47 11 T117 5
all_gpio_pins[14] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1654 1 T45 28 T47 53 T117 25
all_gpio_pins[14] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 628 1 T45 15 T47 15 T117 10
all_gpio_pins[14] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1649 1 T45 28 T47 50 T117 21
all_gpio_pins[14] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 630 1 T45 14 T47 11 T117 5
all_gpio_pins[14] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1629 1 T45 28 T47 53 T117 25
all_gpio_pins[14] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 628 1 T45 15 T47 15 T117 10
all_gpio_pins[14] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1610 1 T45 27 T47 50 T117 21
all_gpio_pins[14] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 627 1 T45 14 T47 11 T117 5
all_gpio_pins[14] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1604 1 T45 28 T47 53 T117 24
all_gpio_pins[14] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 625 1 T45 15 T47 15 T117 10
all_gpio_pins[14] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1584 1 T45 27 T47 50 T117 21
all_gpio_pins[14] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 627 1 T45 14 T47 11 T117 5
all_gpio_pins[14] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1575 1 T45 28 T47 53 T117 24
all_gpio_pins[14] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 625 1 T45 15 T47 15 T117 10
all_gpio_pins[14] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1546 1 T45 27 T47 48 T117 20
all_gpio_pins[14] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 622 1 T45 14 T47 11 T117 5
all_gpio_pins[14] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1538 1 T45 27 T47 51 T117 24
all_gpio_pins[14] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 622 1 T45 15 T47 15 T117 10
all_gpio_pins[14] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1513 1 T45 25 T47 46 T117 18
all_gpio_pins[14] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 622 1 T45 14 T47 11 T117 5
all_gpio_pins[14] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1503 1 T45 25 T47 49 T117 24
all_gpio_pins[14] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 622 1 T45 15 T47 15 T117 10
all_gpio_pins[14] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1476 1 T45 24 T47 46 T117 15
all_gpio_pins[14] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 618 1 T45 14 T47 11 T117 5
all_gpio_pins[14] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1464 1 T45 24 T47 47 T117 23
all_gpio_pins[14] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 618 1 T45 15 T47 15 T117 10
all_gpio_pins[14] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1438 1 T45 24 T47 46 T117 15
all_gpio_pins[14] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 618 1 T45 14 T47 11 T117 5
all_gpio_pins[14] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1427 1 T45 24 T47 47 T117 23
all_gpio_pins[14] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 618 1 T45 15 T47 15 T117 10
all_gpio_pins[14] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1408 1 T45 24 T47 46 T117 15
all_gpio_pins[14] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 618 1 T45 14 T47 11 T117 5
all_gpio_pins[14] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1388 1 T45 24 T47 45 T117 22
all_gpio_pins[14] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 617 1 T45 15 T47 15 T117 10
all_gpio_pins[14] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1386 1 T45 24 T47 46 T117 15
all_gpio_pins[14] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 618 1 T45 14 T47 11 T117 5
all_gpio_pins[14] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1365 1 T45 24 T47 44 T117 21
all_gpio_pins[14] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 617 1 T45 15 T47 15 T117 10
all_gpio_pins[14] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1341 1 T45 23 T47 46 T117 14
all_gpio_pins[14] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 617 1 T45 14 T47 11 T117 5
all_gpio_pins[14] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1316 1 T45 22 T47 43 T117 20
all_gpio_pins[14] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 615 1 T45 15 T47 14 T117 10
all_gpio_pins[14] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1304 1 T45 22 T47 45 T117 14
all_gpio_pins[14] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 617 1 T45 14 T47 11 T117 5
all_gpio_pins[14] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1280 1 T45 22 T47 42 T117 19
all_gpio_pins[14] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 615 1 T45 15 T47 14 T117 10
all_gpio_pins[14] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1270 1 T45 22 T47 44 T117 13
all_gpio_pins[14] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 617 1 T45 14 T47 11 T117 5
all_gpio_pins[14] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1251 1 T45 22 T47 42 T117 19
all_gpio_pins[14] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 615 1 T45 15 T47 14 T117 10
all_gpio_pins[14] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1241 1 T45 21 T47 42 T117 13
all_gpio_pins[15] filter_cycles_or_more auto[0] auto[0] 56694 1 T45 578 T47 942 T117 554
all_gpio_pins[15] filter_cycles_or_more auto[0] auto[1] 46848 1 T45 1226 T47 1209 T117 1615
all_gpio_pins[15] filter_cycles_or_more auto[1] auto[0] 55288 1 T45 751 T47 2246 T117 511
all_gpio_pins[15] filter_cycles_or_more auto[1] auto[1] 40688 1 T45 800 T47 977 T117 358
all_gpio_pins[15] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 697 1 T45 10 T47 12 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1539 1 T45 39 T47 55 T117 21
all_gpio_pins[15] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 716 1 T45 12 T47 17 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1514 1 T45 37 T47 51 T117 21
all_gpio_pins[15] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 697 1 T45 10 T47 12 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1504 1 T45 39 T47 55 T117 21
all_gpio_pins[15] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 716 1 T45 12 T47 17 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1481 1 T45 37 T47 51 T117 21
all_gpio_pins[15] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 692 1 T45 10 T47 12 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1479 1 T45 39 T47 53 T117 20
all_gpio_pins[15] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 715 1 T45 12 T47 17 T117 8
all_gpio_pins[15] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1453 1 T45 36 T47 51 T117 20
all_gpio_pins[15] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 692 1 T45 10 T47 12 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1446 1 T45 37 T47 53 T117 20
all_gpio_pins[15] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 715 1 T45 12 T47 17 T117 8
all_gpio_pins[15] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1426 1 T45 36 T47 51 T117 20
all_gpio_pins[15] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 687 1 T45 10 T47 12 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1420 1 T45 37 T47 53 T117 20
all_gpio_pins[15] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 712 1 T45 12 T47 17 T117 8
all_gpio_pins[15] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1401 1 T45 36 T47 49 T117 20
all_gpio_pins[15] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 687 1 T45 10 T47 12 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1384 1 T45 37 T47 52 T117 20
all_gpio_pins[15] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 712 1 T45 12 T47 17 T117 8
all_gpio_pins[15] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1377 1 T45 36 T47 47 T117 20
all_gpio_pins[15] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 685 1 T45 10 T47 12 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1355 1 T45 36 T47 52 T117 20
all_gpio_pins[15] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 710 1 T45 11 T47 17 T117 8
all_gpio_pins[15] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1353 1 T45 37 T47 46 T117 20
all_gpio_pins[15] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 685 1 T45 10 T47 12 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1316 1 T45 34 T47 52 T117 19
all_gpio_pins[15] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 710 1 T45 11 T47 17 T117 8
all_gpio_pins[15] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1332 1 T45 34 T47 46 T117 20
all_gpio_pins[15] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 682 1 T45 10 T47 12 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1288 1 T45 34 T47 51 T117 18
all_gpio_pins[15] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 704 1 T45 11 T47 17 T117 8
all_gpio_pins[15] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1302 1 T45 33 T47 46 T117 20
all_gpio_pins[15] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 682 1 T45 10 T47 12 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1254 1 T45 29 T47 50 T117 18
all_gpio_pins[15] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 704 1 T45 11 T47 17 T117 8
all_gpio_pins[15] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1266 1 T45 32 T47 45 T117 20
all_gpio_pins[15] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 678 1 T45 10 T47 12 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1230 1 T45 28 T47 49 T117 17
all_gpio_pins[15] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 702 1 T45 11 T47 17 T117 8
all_gpio_pins[15] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1236 1 T45 30 T47 42 T117 20
all_gpio_pins[15] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 678 1 T45 10 T47 12 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1208 1 T45 28 T47 45 T117 16
all_gpio_pins[15] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 702 1 T45 11 T47 17 T117 8
all_gpio_pins[15] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1210 1 T45 30 T47 42 T117 19
all_gpio_pins[15] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 678 1 T45 10 T47 12 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1184 1 T45 27 T47 43 T117 16
all_gpio_pins[15] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 701 1 T45 11 T47 16 T117 8
all_gpio_pins[15] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1178 1 T45 28 T47 40 T117 18
all_gpio_pins[15] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 678 1 T45 10 T47 12 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1150 1 T45 27 T47 42 T117 15
all_gpio_pins[15] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 701 1 T45 11 T47 16 T117 8
all_gpio_pins[15] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1153 1 T45 28 T47 39 T117 17
all_gpio_pins[15] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 678 1 T45 10 T47 12 T117 9
all_gpio_pins[15] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1113 1 T45 26 T47 41 T117 15
all_gpio_pins[15] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 701 1 T45 11 T47 16 T117 8
all_gpio_pins[15] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1122 1 T45 28 T47 38 T117 17
all_gpio_pins[16] filter_cycles_or_more auto[0] auto[0] 49624 1 T45 697 T47 1101 T117 285
all_gpio_pins[16] filter_cycles_or_more auto[0] auto[1] 39809 1 T45 602 T47 870 T117 359
all_gpio_pins[16] filter_cycles_or_more auto[1] auto[0] 60108 1 T45 722 T47 1501 T117 615
all_gpio_pins[16] filter_cycles_or_more auto[1] auto[1] 50095 1 T45 1484 T47 2035 T117 1721
all_gpio_pins[16] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 716 1 T45 15 T47 23 T117 6
all_gpio_pins[16] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1522 1 T45 28 T47 40 T117 26
all_gpio_pins[16] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 682 1 T45 13 T47 24 T117 8
all_gpio_pins[16] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1565 1 T45 31 T47 40 T117 25
all_gpio_pins[16] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 716 1 T45 15 T47 23 T117 6
all_gpio_pins[16] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1494 1 T45 28 T47 39 T117 26
all_gpio_pins[16] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 682 1 T45 13 T47 24 T117 8
all_gpio_pins[16] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1528 1 T45 29 T47 38 T117 24
all_gpio_pins[16] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 713 1 T45 15 T47 23 T117 6
all_gpio_pins[16] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1459 1 T45 27 T47 36 T117 25
all_gpio_pins[16] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 681 1 T45 13 T47 24 T117 8
all_gpio_pins[16] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1501 1 T45 28 T47 38 T117 24
all_gpio_pins[16] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 713 1 T45 15 T47 23 T117 6
all_gpio_pins[16] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1419 1 T45 26 T47 34 T117 24
all_gpio_pins[16] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 681 1 T45 13 T47 24 T117 8
all_gpio_pins[16] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1467 1 T45 27 T47 37 T117 24
all_gpio_pins[16] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 710 1 T45 15 T47 23 T117 6
all_gpio_pins[16] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1393 1 T45 25 T47 33 T117 24
all_gpio_pins[16] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 678 1 T45 13 T47 24 T117 8
all_gpio_pins[16] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1436 1 T45 27 T47 37 T117 24
all_gpio_pins[16] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 710 1 T45 15 T47 23 T117 6
all_gpio_pins[16] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1362 1 T45 24 T47 33 T117 24
all_gpio_pins[16] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 678 1 T45 13 T47 24 T117 8
all_gpio_pins[16] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1408 1 T45 27 T47 37 T117 24
all_gpio_pins[16] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 704 1 T45 15 T47 23 T117 6
all_gpio_pins[16] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1316 1 T45 23 T47 32 T117 23
all_gpio_pins[16] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 676 1 T45 13 T47 24 T117 8
all_gpio_pins[16] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1378 1 T45 27 T47 36 T117 24
all_gpio_pins[16] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 704 1 T45 15 T47 23 T117 6
all_gpio_pins[16] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1286 1 T45 22 T47 32 T117 22
all_gpio_pins[16] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 676 1 T45 13 T47 24 T117 8
all_gpio_pins[16] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1348 1 T45 27 T47 36 T117 23
all_gpio_pins[16] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 699 1 T45 15 T47 23 T117 6
all_gpio_pins[16] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1254 1 T45 20 T47 31 T117 22
all_gpio_pins[16] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 670 1 T45 13 T47 24 T117 8
all_gpio_pins[16] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1324 1 T45 27 T47 36 T117 23
all_gpio_pins[16] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 699 1 T45 15 T47 23 T117 6
all_gpio_pins[16] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1226 1 T45 20 T47 30 T117 20
all_gpio_pins[16] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 670 1 T45 13 T47 24 T117 8
all_gpio_pins[16] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1289 1 T45 27 T47 35 T117 22
all_gpio_pins[16] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 698 1 T45 15 T47 23 T117 6
all_gpio_pins[16] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1202 1 T45 20 T47 30 T117 20
all_gpio_pins[16] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 669 1 T45 13 T47 24 T117 8
all_gpio_pins[16] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1267 1 T45 27 T47 34 T117 22
all_gpio_pins[16] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 698 1 T45 15 T47 23 T117 6
all_gpio_pins[16] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1176 1 T45 19 T47 30 T117 20
all_gpio_pins[16] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 669 1 T45 13 T47 24 T117 8
all_gpio_pins[16] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1238 1 T45 27 T47 33 T117 22
all_gpio_pins[16] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 697 1 T45 15 T47 23 T117 6
all_gpio_pins[16] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1152 1 T45 18 T47 30 T117 20
all_gpio_pins[16] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 669 1 T45 13 T47 24 T117 8
all_gpio_pins[16] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1215 1 T45 27 T47 33 T117 21
all_gpio_pins[16] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 697 1 T45 15 T47 23 T117 6
all_gpio_pins[16] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1118 1 T45 18 T47 30 T117 18
all_gpio_pins[16] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 669 1 T45 13 T47 24 T117 8
all_gpio_pins[16] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1182 1 T45 27 T47 32 T117 21
all_gpio_pins[16] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 697 1 T45 15 T47 23 T117 6
all_gpio_pins[16] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1091 1 T45 17 T47 30 T117 16
all_gpio_pins[16] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 669 1 T45 13 T47 24 T117 8
all_gpio_pins[16] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1147 1 T45 26 T47 32 T117 21
all_gpio_pins[17] filter_cycles_or_more auto[0] auto[0] 54465 1 T45 564 T47 1246 T117 813
all_gpio_pins[17] filter_cycles_or_more auto[0] auto[1] 38937 1 T45 590 T47 755 T117 444
all_gpio_pins[17] filter_cycles_or_more auto[1] auto[0] 58151 1 T45 1521 T47 2258 T117 524
all_gpio_pins[17] filter_cycles_or_more auto[1] auto[1] 47315 1 T45 799 T47 1190 T117 1502
all_gpio_pins[17] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 656 1 T45 9 T47 19 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1590 1 T45 34 T47 45 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 690 1 T45 10 T47 20 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1565 1 T45 34 T47 45 T117 12
all_gpio_pins[17] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 656 1 T45 9 T47 19 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1573 1 T45 33 T47 45 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 690 1 T45 10 T47 20 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1541 1 T45 33 T47 44 T117 12
all_gpio_pins[17] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 654 1 T45 9 T47 19 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1541 1 T45 32 T47 41 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 688 1 T45 10 T47 20 T117 8
all_gpio_pins[17] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1510 1 T45 33 T47 44 T117 12
all_gpio_pins[17] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 654 1 T45 9 T47 19 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1507 1 T45 32 T47 41 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 688 1 T45 10 T47 20 T117 8
all_gpio_pins[17] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1477 1 T45 33 T47 44 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 653 1 T45 9 T47 19 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1488 1 T45 32 T47 40 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 685 1 T45 10 T47 20 T117 8
all_gpio_pins[17] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1447 1 T45 33 T47 43 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 653 1 T45 9 T47 19 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1464 1 T45 32 T47 39 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 685 1 T45 10 T47 20 T117 8
all_gpio_pins[17] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1427 1 T45 33 T47 43 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 648 1 T45 9 T47 19 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1424 1 T45 32 T47 39 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 682 1 T45 9 T47 20 T117 8
all_gpio_pins[17] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1395 1 T45 34 T47 42 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 648 1 T45 9 T47 19 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1389 1 T45 30 T47 39 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 682 1 T45 9 T47 20 T117 8
all_gpio_pins[17] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1372 1 T45 34 T47 41 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 641 1 T45 9 T47 19 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1364 1 T45 29 T47 39 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 681 1 T45 9 T47 20 T117 8
all_gpio_pins[17] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1336 1 T45 34 T47 41 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 641 1 T45 9 T47 19 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1327 1 T45 28 T47 38 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 681 1 T45 9 T47 20 T117 8
all_gpio_pins[17] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1306 1 T45 33 T47 41 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 640 1 T45 9 T47 19 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1295 1 T45 25 T47 37 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 679 1 T45 9 T47 20 T117 8
all_gpio_pins[17] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1270 1 T45 31 T47 41 T117 10
all_gpio_pins[17] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 640 1 T45 9 T47 19 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1269 1 T45 25 T47 36 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 679 1 T45 9 T47 20 T117 8
all_gpio_pins[17] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1238 1 T45 31 T47 41 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 640 1 T45 9 T47 19 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1242 1 T45 25 T47 36 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 679 1 T45 9 T47 20 T117 8
all_gpio_pins[17] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1200 1 T45 30 T47 40 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 640 1 T45 9 T47 19 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1212 1 T45 25 T47 32 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 679 1 T45 9 T47 20 T117 8
all_gpio_pins[17] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1173 1 T45 30 T47 39 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 640 1 T45 9 T47 19 T117 9
all_gpio_pins[17] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1189 1 T45 23 T47 30 T117 11
all_gpio_pins[17] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 679 1 T45 9 T47 20 T117 8
all_gpio_pins[17] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1139 1 T45 28 T47 36 T117 9
all_gpio_pins[18] filter_cycles_or_more auto[0] auto[0] 51499 1 T45 601 T47 935 T117 303
all_gpio_pins[18] filter_cycles_or_more auto[0] auto[1] 45905 1 T45 894 T47 1232 T117 500
all_gpio_pins[18] filter_cycles_or_more auto[1] auto[0] 58155 1 T45 1232 T47 1333 T117 585
all_gpio_pins[18] filter_cycles_or_more auto[1] auto[1] 42896 1 T45 728 T47 1915 T117 1600
all_gpio_pins[18] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 696 1 T45 7 T47 20 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1573 1 T45 37 T47 46 T117 25
all_gpio_pins[18] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 674 1 T45 10 T47 22 T117 8
all_gpio_pins[18] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1598 1 T45 35 T47 45 T117 25
all_gpio_pins[18] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 696 1 T45 7 T47 20 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1547 1 T45 37 T47 44 T117 23
all_gpio_pins[18] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 674 1 T45 10 T47 22 T117 8
all_gpio_pins[18] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1569 1 T45 35 T47 42 T117 25
all_gpio_pins[18] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 692 1 T45 7 T47 20 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1529 1 T45 37 T47 44 T117 23
all_gpio_pins[18] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 673 1 T45 10 T47 22 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1529 1 T45 34 T47 42 T117 24
all_gpio_pins[18] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 692 1 T45 7 T47 20 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1507 1 T45 37 T47 44 T117 23
all_gpio_pins[18] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 673 1 T45 10 T47 22 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1495 1 T45 32 T47 41 T117 24
all_gpio_pins[18] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 689 1 T45 7 T47 20 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1473 1 T45 35 T47 44 T117 23
all_gpio_pins[18] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 668 1 T45 10 T47 22 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1456 1 T45 31 T47 39 T117 24
all_gpio_pins[18] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 689 1 T45 7 T47 20 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1453 1 T45 34 T47 44 T117 22
all_gpio_pins[18] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 668 1 T45 10 T47 22 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1431 1 T45 31 T47 39 T117 24
all_gpio_pins[18] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 682 1 T45 7 T47 20 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1429 1 T45 34 T47 44 T117 22
all_gpio_pins[18] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 667 1 T45 9 T47 22 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1402 1 T45 32 T47 38 T117 24
all_gpio_pins[18] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 682 1 T45 7 T47 20 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1407 1 T45 34 T47 43 T117 21
all_gpio_pins[18] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 667 1 T45 9 T47 22 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1366 1 T45 32 T47 36 T117 24
all_gpio_pins[18] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 678 1 T45 7 T47 20 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1376 1 T45 34 T47 42 T117 21
all_gpio_pins[18] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 664 1 T45 9 T47 22 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1333 1 T45 31 T47 35 T117 24
all_gpio_pins[18] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 678 1 T45 7 T47 20 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1349 1 T45 33 T47 42 T117 21
all_gpio_pins[18] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 664 1 T45 9 T47 22 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1297 1 T45 31 T47 34 T117 23
all_gpio_pins[18] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 677 1 T45 7 T47 20 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1323 1 T45 32 T47 42 T117 20
all_gpio_pins[18] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 663 1 T45 9 T47 22 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1254 1 T45 30 T47 34 T117 23
all_gpio_pins[18] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 677 1 T45 7 T47 20 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1295 1 T45 32 T47 41 T117 18
all_gpio_pins[18] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 663 1 T45 9 T47 22 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1220 1 T45 29 T47 33 T117 22
all_gpio_pins[18] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 676 1 T45 7 T47 20 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1262 1 T45 32 T47 41 T117 18
all_gpio_pins[18] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 662 1 T45 9 T47 22 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1186 1 T45 26 T47 32 T117 22
all_gpio_pins[18] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 676 1 T45 7 T47 20 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1230 1 T45 32 T47 40 T117 18
all_gpio_pins[18] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 662 1 T45 9 T47 22 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1156 1 T45 25 T47 30 T117 22
all_gpio_pins[18] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 676 1 T45 7 T47 20 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1206 1 T45 31 T47 40 T117 18
all_gpio_pins[18] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 662 1 T45 9 T47 22 T117 7
all_gpio_pins[18] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1123 1 T45 25 T47 30 T117 18
all_gpio_pins[19] filter_cycles_or_more auto[0] auto[0] 51575 1 T45 915 T47 1489 T117 792
all_gpio_pins[19] filter_cycles_or_more auto[0] auto[1] 52577 1 T45 845 T47 1943 T117 147
all_gpio_pins[19] filter_cycles_or_more auto[1] auto[0] 56043 1 T45 410 T47 887 T117 2117
all_gpio_pins[19] filter_cycles_or_more auto[1] auto[1] 38499 1 T45 1284 T47 1159 T117 201
all_gpio_pins[19] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 687 1 T45 9 T47 18 T117 12
all_gpio_pins[19] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1576 1 T45 35 T47 48 T117 10
all_gpio_pins[19] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 714 1 T45 10 T47 17 T117 14
all_gpio_pins[19] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1544 1 T45 35 T47 49 T117 9
all_gpio_pins[19] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 687 1 T45 9 T47 18 T117 12
all_gpio_pins[19] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1550 1 T45 35 T47 46 T117 10
all_gpio_pins[19] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 714 1 T45 10 T47 17 T117 14
all_gpio_pins[19] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1524 1 T45 35 T47 48 T117 9
all_gpio_pins[19] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 685 1 T45 9 T47 18 T117 12
all_gpio_pins[19] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1516 1 T45 35 T47 45 T117 10
all_gpio_pins[19] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 712 1 T45 10 T47 17 T117 13
all_gpio_pins[19] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1498 1 T45 33 T47 48 T117 8
all_gpio_pins[19] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 685 1 T45 9 T47 18 T117 12
all_gpio_pins[19] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1483 1 T45 35 T47 45 T117 8
all_gpio_pins[19] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 712 1 T45 10 T47 17 T117 13
all_gpio_pins[19] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1466 1 T45 32 T47 47 T117 7
all_gpio_pins[19] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 682 1 T45 9 T47 18 T117 12
all_gpio_pins[19] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1452 1 T45 35 T47 44 T117 8
all_gpio_pins[19] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 709 1 T45 10 T47 17 T117 13
all_gpio_pins[19] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1434 1 T45 32 T47 46 T117 7
all_gpio_pins[19] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 682 1 T45 9 T47 18 T117 12
all_gpio_pins[19] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1424 1 T45 35 T47 42 T117 8
all_gpio_pins[19] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 709 1 T45 10 T47 17 T117 13
all_gpio_pins[19] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1410 1 T45 31 T47 45 T117 7
all_gpio_pins[19] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 677 1 T45 9 T47 18 T117 12
all_gpio_pins[19] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1388 1 T45 35 T47 39 T117 8
all_gpio_pins[19] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 708 1 T45 10 T47 17 T117 13
all_gpio_pins[19] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1383 1 T45 31 T47 43 T117 7
all_gpio_pins[19] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 677 1 T45 9 T47 18 T117 12
all_gpio_pins[19] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1357 1 T45 34 T47 37 T117 8
all_gpio_pins[19] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 708 1 T45 10 T47 17 T117 13
all_gpio_pins[19] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1358 1 T45 31 T47 41 T117 7
all_gpio_pins[19] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 673 1 T45 9 T47 18 T117 12
all_gpio_pins[19] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1331 1 T45 34 T47 37 T117 8
all_gpio_pins[19] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 703 1 T45 10 T47 17 T117 13
all_gpio_pins[19] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1331 1 T45 31 T47 41 T117 7
all_gpio_pins[19] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 673 1 T45 9 T47 18 T117 12
all_gpio_pins[19] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1291 1 T45 32 T47 37 T117 8
all_gpio_pins[19] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 703 1 T45 10 T47 17 T117 13
all_gpio_pins[19] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1300 1 T45 29 T47 41 T117 7
all_gpio_pins[19] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 672 1 T45 9 T47 18 T117 12
all_gpio_pins[19] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1256 1 T45 30 T47 37 T117 8
all_gpio_pins[19] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 699 1 T45 9 T47 17 T117 13
all_gpio_pins[19] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1263 1 T45 27 T47 41 T117 7
all_gpio_pins[19] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 672 1 T45 9 T47 18 T117 12
all_gpio_pins[19] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1228 1 T45 30 T47 34 T117 8
all_gpio_pins[19] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 699 1 T45 9 T47 17 T117 13
all_gpio_pins[19] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1235 1 T45 26 T47 40 T117 7
all_gpio_pins[19] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 671 1 T45 9 T47 18 T117 12
all_gpio_pins[19] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1193 1 T45 30 T47 32 T117 6
all_gpio_pins[19] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 699 1 T45 9 T47 17 T117 13
all_gpio_pins[19] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1211 1 T45 26 T47 39 T117 7
all_gpio_pins[19] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 671 1 T45 9 T47 18 T117 12
all_gpio_pins[19] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1166 1 T45 29 T47 32 T117 6
all_gpio_pins[19] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 699 1 T45 9 T47 17 T117 13
all_gpio_pins[19] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1193 1 T45 23 T47 39 T117 7
all_gpio_pins[19] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 671 1 T45 9 T47 18 T117 12
all_gpio_pins[19] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1129 1 T45 29 T47 32 T117 6
all_gpio_pins[19] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 699 1 T45 9 T47 17 T117 13
all_gpio_pins[19] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1153 1 T45 22 T47 38 T117 7
all_gpio_pins[20] filter_cycles_or_more auto[0] auto[0] 53480 1 T45 529 T47 1354 T117 500
all_gpio_pins[20] filter_cycles_or_more auto[0] auto[1] 48919 1 T45 1839 T47 2084 T117 460
all_gpio_pins[20] filter_cycles_or_more auto[1] auto[0] 49967 1 T45 678 T47 1038 T117 357
all_gpio_pins[20] filter_cycles_or_more auto[1] auto[1] 45920 1 T45 478 T47 918 T117 1554
all_gpio_pins[20] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 691 1 T45 10 T47 19 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1593 1 T45 33 T47 50 T117 26
all_gpio_pins[20] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 677 1 T45 9 T47 22 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1603 1 T45 34 T47 47 T117 27
all_gpio_pins[20] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 691 1 T45 10 T47 19 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1558 1 T45 33 T47 49 T117 26
all_gpio_pins[20] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 677 1 T45 9 T47 22 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1579 1 T45 33 T47 44 T117 27
all_gpio_pins[20] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 687 1 T45 10 T47 19 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1528 1 T45 32 T47 48 T117 26
all_gpio_pins[20] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 676 1 T45 9 T47 22 T117 9
all_gpio_pins[20] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1548 1 T45 31 T47 43 T117 27
all_gpio_pins[20] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 687 1 T45 10 T47 19 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1484 1 T45 32 T47 46 T117 25
all_gpio_pins[20] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 676 1 T45 9 T47 22 T117 9
all_gpio_pins[20] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1527 1 T45 31 T47 42 T117 27
all_gpio_pins[20] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 683 1 T45 10 T47 19 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1458 1 T45 31 T47 45 T117 24
all_gpio_pins[20] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 670 1 T45 9 T47 22 T117 9
all_gpio_pins[20] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1504 1 T45 29 T47 41 T117 27
all_gpio_pins[20] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 683 1 T45 10 T47 19 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1425 1 T45 31 T47 44 T117 24
all_gpio_pins[20] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 670 1 T45 9 T47 22 T117 9
all_gpio_pins[20] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1469 1 T45 28 T47 40 T117 27
all_gpio_pins[20] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 678 1 T45 10 T47 19 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1391 1 T45 31 T47 42 T117 23
all_gpio_pins[20] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 667 1 T45 8 T47 22 T117 9
all_gpio_pins[20] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1446 1 T45 29 T47 39 T117 26
all_gpio_pins[20] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 678 1 T45 10 T47 19 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1360 1 T45 30 T47 42 T117 22
all_gpio_pins[20] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 667 1 T45 8 T47 22 T117 9
all_gpio_pins[20] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1421 1 T45 29 T47 39 T117 25
all_gpio_pins[20] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 673 1 T45 10 T47 19 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1333 1 T45 30 T47 41 T117 21
all_gpio_pins[20] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 665 1 T45 8 T47 22 T117 9
all_gpio_pins[20] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1387 1 T45 28 T47 38 T117 25
all_gpio_pins[20] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 673 1 T45 10 T47 19 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1296 1 T45 30 T47 41 T117 20
all_gpio_pins[20] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 665 1 T45 8 T47 22 T117 9
all_gpio_pins[20] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1356 1 T45 27 T47 38 T117 25
all_gpio_pins[20] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 673 1 T45 10 T47 19 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1268 1 T45 30 T47 39 T117 20
all_gpio_pins[20] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 663 1 T45 8 T47 22 T117 9
all_gpio_pins[20] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1320 1 T45 25 T47 37 T117 24
all_gpio_pins[20] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 673 1 T45 10 T47 19 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1246 1 T45 30 T47 39 T117 19
all_gpio_pins[20] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 663 1 T45 8 T47 22 T117 9
all_gpio_pins[20] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1294 1 T45 22 T47 36 T117 24
all_gpio_pins[20] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 673 1 T45 10 T47 19 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1206 1 T45 30 T47 39 T117 19
all_gpio_pins[20] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 662 1 T45 8 T47 22 T117 9
all_gpio_pins[20] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1253 1 T45 22 T47 34 T117 22
all_gpio_pins[20] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 673 1 T45 10 T47 19 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1177 1 T45 30 T47 39 T117 19
all_gpio_pins[20] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 662 1 T45 8 T47 22 T117 9
all_gpio_pins[20] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1225 1 T45 22 T47 33 T117 21
all_gpio_pins[20] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 673 1 T45 10 T47 19 T117 10
all_gpio_pins[20] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1147 1 T45 30 T47 39 T117 18
all_gpio_pins[20] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 662 1 T45 8 T47 22 T117 9
all_gpio_pins[20] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1190 1 T45 18 T47 33 T117 20
all_gpio_pins[21] filter_cycles_or_more auto[0] auto[0] 50752 1 T45 773 T47 1634 T117 407
all_gpio_pins[21] filter_cycles_or_more auto[0] auto[1] 50430 1 T45 648 T47 557 T117 1605
all_gpio_pins[21] filter_cycles_or_more auto[1] auto[0] 56480 1 T45 1198 T47 2555 T117 530
all_gpio_pins[21] filter_cycles_or_more auto[1] auto[1] 39986 1 T45 786 T47 905 T117 452
all_gpio_pins[21] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 642 1 T45 9 T47 19 T117 6
all_gpio_pins[21] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1668 1 T45 36 T47 39 T117 27
all_gpio_pins[21] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 685 1 T45 12 T47 22 T117 12
all_gpio_pins[21] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1622 1 T45 34 T47 37 T117 21
all_gpio_pins[21] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 642 1 T45 9 T47 19 T117 6
all_gpio_pins[21] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1642 1 T45 36 T47 39 T117 27
all_gpio_pins[21] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 685 1 T45 12 T47 22 T117 12
all_gpio_pins[21] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1577 1 T45 34 T47 37 T117 20
all_gpio_pins[21] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 640 1 T45 9 T47 19 T117 6
all_gpio_pins[21] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1617 1 T45 36 T47 39 T117 27
all_gpio_pins[21] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 684 1 T45 12 T47 22 T117 11
all_gpio_pins[21] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1539 1 T45 33 T47 36 T117 20
all_gpio_pins[21] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 640 1 T45 9 T47 19 T117 6
all_gpio_pins[21] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1580 1 T45 35 T47 36 T117 27
all_gpio_pins[21] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 684 1 T45 12 T47 22 T117 11
all_gpio_pins[21] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1498 1 T45 32 T47 34 T117 19
all_gpio_pins[21] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 636 1 T45 9 T47 19 T117 6
all_gpio_pins[21] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1562 1 T45 35 T47 36 T117 25
all_gpio_pins[21] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 680 1 T45 12 T47 22 T117 11
all_gpio_pins[21] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1477 1 T45 32 T47 33 T117 18
all_gpio_pins[21] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 636 1 T45 9 T47 19 T117 6
all_gpio_pins[21] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1530 1 T45 35 T47 36 T117 24
all_gpio_pins[21] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 680 1 T45 12 T47 22 T117 11
all_gpio_pins[21] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1449 1 T45 31 T47 33 T117 18
all_gpio_pins[21] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 632 1 T45 9 T47 19 T117 6
all_gpio_pins[21] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1502 1 T45 35 T47 36 T117 24
all_gpio_pins[21] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 676 1 T45 12 T47 22 T117 11
all_gpio_pins[21] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1421 1 T45 31 T47 33 T117 18
all_gpio_pins[21] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 632 1 T45 9 T47 19 T117 6
all_gpio_pins[21] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1462 1 T45 34 T47 33 T117 23
all_gpio_pins[21] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 676 1 T45 12 T47 22 T117 11
all_gpio_pins[21] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1379 1 T45 30 T47 32 T117 18
all_gpio_pins[21] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 629 1 T45 9 T47 19 T117 6
all_gpio_pins[21] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1439 1 T45 34 T47 32 T117 23
all_gpio_pins[21] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 674 1 T45 12 T47 22 T117 11
all_gpio_pins[21] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1353 1 T45 30 T47 30 T117 18
all_gpio_pins[21] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 629 1 T45 9 T47 19 T117 6
all_gpio_pins[21] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1412 1 T45 32 T47 32 T117 22
all_gpio_pins[21] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 674 1 T45 12 T47 22 T117 11
all_gpio_pins[21] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1328 1 T45 30 T47 30 T117 17
all_gpio_pins[21] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 627 1 T45 9 T47 19 T117 6
all_gpio_pins[21] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1379 1 T45 32 T47 26 T117 20
all_gpio_pins[21] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 673 1 T45 12 T47 22 T117 11
all_gpio_pins[21] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1294 1 T45 29 T47 30 T117 17
all_gpio_pins[21] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 627 1 T45 9 T47 19 T117 6
all_gpio_pins[21] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1351 1 T45 31 T47 26 T117 20
all_gpio_pins[21] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 673 1 T45 12 T47 22 T117 11
all_gpio_pins[21] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1262 1 T45 28 T47 30 T117 16
all_gpio_pins[21] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 626 1 T45 9 T47 19 T117 6
all_gpio_pins[21] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1316 1 T45 30 T47 26 T117 19
all_gpio_pins[21] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 673 1 T45 12 T47 22 T117 11
all_gpio_pins[21] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1225 1 T45 27 T47 30 T117 16
all_gpio_pins[21] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 626 1 T45 9 T47 19 T117 6
all_gpio_pins[21] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1289 1 T45 28 T47 25 T117 19
all_gpio_pins[21] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 673 1 T45 12 T47 22 T117 11
all_gpio_pins[21] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1193 1 T45 27 T47 30 T117 16
all_gpio_pins[21] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 626 1 T45 9 T47 19 T117 6
all_gpio_pins[21] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1256 1 T45 27 T47 24 T117 18
all_gpio_pins[21] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 673 1 T45 12 T47 22 T117 11
all_gpio_pins[21] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1166 1 T45 27 T47 30 T117 16
all_gpio_pins[22] filter_cycles_or_more auto[0] auto[0] 56173 1 T45 636 T47 2350 T117 641
all_gpio_pins[22] filter_cycles_or_more auto[0] auto[1] 41903 1 T45 905 T47 697 T117 353
all_gpio_pins[22] filter_cycles_or_more auto[1] auto[0] 55205 1 T45 540 T47 1519 T117 1974
all_gpio_pins[22] filter_cycles_or_more auto[1] auto[1] 44891 1 T45 1375 T47 976 T117 220
all_gpio_pins[22] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 674 1 T45 9 T47 21 T117 9
all_gpio_pins[22] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1603 1 T45 37 T47 41 T117 15
all_gpio_pins[22] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 685 1 T45 8 T47 22 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1592 1 T45 39 T47 40 T117 15
all_gpio_pins[22] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 674 1 T45 9 T47 21 T117 9
all_gpio_pins[22] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1571 1 T45 37 T47 41 T117 15
all_gpio_pins[22] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 685 1 T45 8 T47 22 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1566 1 T45 38 T47 40 T117 15
all_gpio_pins[22] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 672 1 T45 9 T47 21 T117 9
all_gpio_pins[22] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1542 1 T45 37 T47 39 T117 14
all_gpio_pins[22] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 685 1 T45 8 T47 22 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1542 1 T45 38 T47 39 T117 15
all_gpio_pins[22] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 672 1 T45 9 T47 21 T117 9
all_gpio_pins[22] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1519 1 T45 37 T47 38 T117 14
all_gpio_pins[22] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 685 1 T45 8 T47 22 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1515 1 T45 36 T47 38 T117 15
all_gpio_pins[22] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 667 1 T45 9 T47 21 T117 9
all_gpio_pins[22] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1483 1 T45 37 T47 37 T117 14
all_gpio_pins[22] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 682 1 T45 8 T47 22 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1490 1 T45 34 T47 37 T117 15
all_gpio_pins[22] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 667 1 T45 9 T47 21 T117 9
all_gpio_pins[22] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1456 1 T45 34 T47 37 T117 14
all_gpio_pins[22] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 682 1 T45 8 T47 22 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1461 1 T45 34 T47 36 T117 15
all_gpio_pins[22] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 661 1 T45 9 T47 21 T117 9
all_gpio_pins[22] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1433 1 T45 33 T47 37 T117 14
all_gpio_pins[22] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 680 1 T45 8 T47 22 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1433 1 T45 33 T47 36 T117 15
all_gpio_pins[22] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 661 1 T45 9 T47 21 T117 9
all_gpio_pins[22] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1397 1 T45 33 T47 34 T117 14
all_gpio_pins[22] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 680 1 T45 8 T47 22 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1403 1 T45 31 T47 36 T117 13
all_gpio_pins[22] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 658 1 T45 9 T47 21 T117 9
all_gpio_pins[22] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1368 1 T45 33 T47 33 T117 14
all_gpio_pins[22] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 677 1 T45 8 T47 22 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1377 1 T45 31 T47 35 T117 12
all_gpio_pins[22] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 658 1 T45 9 T47 21 T117 9
all_gpio_pins[22] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1323 1 T45 32 T47 32 T117 13
all_gpio_pins[22] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 677 1 T45 8 T47 22 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1345 1 T45 29 T47 34 T117 11
all_gpio_pins[22] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 657 1 T45 9 T47 21 T117 9
all_gpio_pins[22] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1285 1 T45 30 T47 32 T117 13
all_gpio_pins[22] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 673 1 T45 7 T47 22 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1316 1 T45 27 T47 34 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 657 1 T45 9 T47 21 T117 9
all_gpio_pins[22] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1257 1 T45 30 T47 32 T117 13
all_gpio_pins[22] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 673 1 T45 7 T47 22 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1278 1 T45 25 T47 32 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 656 1 T45 9 T47 21 T117 9
all_gpio_pins[22] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1226 1 T45 30 T47 32 T117 13
all_gpio_pins[22] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 673 1 T45 7 T47 22 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1247 1 T45 24 T47 31 T117 8
all_gpio_pins[22] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 656 1 T45 9 T47 21 T117 9
all_gpio_pins[22] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1187 1 T45 30 T47 29 T117 13
all_gpio_pins[22] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 673 1 T45 7 T47 22 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1224 1 T45 23 T47 31 T117 8
all_gpio_pins[22] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 656 1 T45 9 T47 21 T117 9
all_gpio_pins[22] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1154 1 T45 30 T47 27 T117 13
all_gpio_pins[22] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 673 1 T45 7 T47 22 T117 10
all_gpio_pins[22] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1195 1 T45 23 T47 29 T117 8
all_gpio_pins[23] filter_cycles_or_more auto[0] auto[0] 58393 1 T45 806 T47 1239 T117 2086
all_gpio_pins[23] filter_cycles_or_more auto[0] auto[1] 42056 1 T45 497 T47 1166 T117 351
all_gpio_pins[23] filter_cycles_or_more auto[1] auto[0] 57706 1 T45 1900 T47 2007 T117 526
all_gpio_pins[23] filter_cycles_or_more auto[1] auto[1] 41337 1 T45 518 T47 985 T117 264
all_gpio_pins[23] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 678 1 T45 5 T47 17 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1563 1 T45 29 T47 51 T117 13
all_gpio_pins[23] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 673 1 T45 13 T47 22 T117 10
all_gpio_pins[23] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1568 1 T45 22 T47 47 T117 14
all_gpio_pins[23] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 678 1 T45 5 T47 17 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1532 1 T45 29 T47 50 T117 13
all_gpio_pins[23] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 673 1 T45 13 T47 22 T117 10
all_gpio_pins[23] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1539 1 T45 22 T47 47 T117 12
all_gpio_pins[23] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 673 1 T45 5 T47 17 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1517 1 T45 29 T47 49 T117 13
all_gpio_pins[23] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 671 1 T45 13 T47 22 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1508 1 T45 22 T47 43 T117 12
all_gpio_pins[23] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 673 1 T45 5 T47 17 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1489 1 T45 29 T47 48 T117 13
all_gpio_pins[23] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 671 1 T45 13 T47 22 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1482 1 T45 22 T47 42 T117 12
all_gpio_pins[23] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 669 1 T45 5 T47 17 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1463 1 T45 28 T47 47 T117 12
all_gpio_pins[23] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 665 1 T45 13 T47 22 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1458 1 T45 21 T47 41 T117 12
all_gpio_pins[23] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 669 1 T45 5 T47 17 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1433 1 T45 28 T47 47 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 665 1 T45 13 T47 22 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1414 1 T45 21 T47 40 T117 12
all_gpio_pins[23] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 666 1 T45 5 T47 17 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1400 1 T45 27 T47 46 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 661 1 T45 12 T47 22 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1374 1 T45 21 T47 36 T117 12
all_gpio_pins[23] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 666 1 T45 5 T47 17 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1365 1 T45 27 T47 46 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 661 1 T45 12 T47 22 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1341 1 T45 20 T47 35 T117 12
all_gpio_pins[23] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 662 1 T45 5 T47 17 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1341 1 T45 25 T47 46 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 658 1 T45 12 T47 22 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1305 1 T45 20 T47 35 T117 12
all_gpio_pins[23] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 662 1 T45 5 T47 17 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1315 1 T45 25 T47 46 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 658 1 T45 12 T47 22 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1273 1 T45 19 T47 35 T117 12
all_gpio_pins[23] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 660 1 T45 5 T47 17 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1281 1 T45 24 T47 45 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 654 1 T45 12 T47 22 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1241 1 T45 19 T47 35 T117 12
all_gpio_pins[23] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 660 1 T45 5 T47 17 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1258 1 T45 24 T47 44 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 654 1 T45 12 T47 22 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1208 1 T45 19 T47 33 T117 12
all_gpio_pins[23] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 660 1 T45 5 T47 17 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1228 1 T45 24 T47 44 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 654 1 T45 12 T47 22 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1164 1 T45 17 T47 31 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 660 1 T45 5 T47 17 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1199 1 T45 23 T47 44 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 654 1 T45 12 T47 22 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1141 1 T45 16 T47 30 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 660 1 T45 5 T47 17 T117 11
all_gpio_pins[23] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1171 1 T45 21 T47 44 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 654 1 T45 12 T47 22 T117 9
all_gpio_pins[23] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1104 1 T45 16 T47 27 T117 11
all_gpio_pins[24] filter_cycles_or_more auto[0] auto[0] 53804 1 T45 633 T47 1501 T117 1638
all_gpio_pins[24] filter_cycles_or_more auto[0] auto[1] 43341 1 T45 1327 T47 984 T117 440
all_gpio_pins[24] filter_cycles_or_more auto[1] auto[0] 57716 1 T45 581 T47 1183 T117 736
all_gpio_pins[24] filter_cycles_or_more auto[1] auto[1] 42957 1 T45 855 T47 1713 T117 238
all_gpio_pins[24] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 675 1 T45 8 T47 21 T117 13
all_gpio_pins[24] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1632 1 T45 40 T47 47 T117 18
all_gpio_pins[24] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 697 1 T45 9 T47 19 T117 10
all_gpio_pins[24] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1610 1 T45 39 T47 50 T117 21
all_gpio_pins[24] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 675 1 T45 8 T47 21 T117 13
all_gpio_pins[24] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1594 1 T45 37 T47 47 T117 18
all_gpio_pins[24] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 697 1 T45 9 T47 19 T117 10
all_gpio_pins[24] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1582 1 T45 39 T47 50 T117 19
all_gpio_pins[24] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 674 1 T45 8 T47 21 T117 13
all_gpio_pins[24] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1572 1 T45 36 T47 47 T117 18
all_gpio_pins[24] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 695 1 T45 9 T47 19 T117 9
all_gpio_pins[24] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1554 1 T45 38 T47 48 T117 19
all_gpio_pins[24] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 674 1 T45 8 T47 21 T117 13
all_gpio_pins[24] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1532 1 T45 36 T47 46 T117 17
all_gpio_pins[24] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 695 1 T45 9 T47 19 T117 9
all_gpio_pins[24] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1525 1 T45 38 T47 48 T117 18
all_gpio_pins[24] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 671 1 T45 8 T47 21 T117 13
all_gpio_pins[24] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1496 1 T45 34 T47 44 T117 17
all_gpio_pins[24] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 690 1 T45 9 T47 19 T117 9
all_gpio_pins[24] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1486 1 T45 38 T47 45 T117 16
all_gpio_pins[24] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 671 1 T45 8 T47 21 T117 13
all_gpio_pins[24] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1465 1 T45 32 T47 44 T117 17
all_gpio_pins[24] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 690 1 T45 9 T47 19 T117 9
all_gpio_pins[24] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1453 1 T45 38 T47 44 T117 16
all_gpio_pins[24] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 665 1 T45 8 T47 21 T117 13
all_gpio_pins[24] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1436 1 T45 32 T47 44 T117 17
all_gpio_pins[24] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 688 1 T45 8 T47 19 T117 9
all_gpio_pins[24] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1425 1 T45 39 T47 42 T117 16
all_gpio_pins[24] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 665 1 T45 8 T47 21 T117 13
all_gpio_pins[24] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1399 1 T45 31 T47 44 T117 17
all_gpio_pins[24] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 688 1 T45 8 T47 19 T117 9
all_gpio_pins[24] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1395 1 T45 39 T47 42 T117 15
all_gpio_pins[24] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 658 1 T45 8 T47 21 T117 13
all_gpio_pins[24] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1377 1 T45 31 T47 42 T117 17
all_gpio_pins[24] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 686 1 T45 8 T47 19 T117 9
all_gpio_pins[24] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1359 1 T45 39 T47 39 T117 14
all_gpio_pins[24] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 658 1 T45 8 T47 21 T117 13
all_gpio_pins[24] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1344 1 T45 29 T47 42 T117 17
all_gpio_pins[24] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 686 1 T45 8 T47 19 T117 9
all_gpio_pins[24] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1330 1 T45 39 T47 37 T117 14
all_gpio_pins[24] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 655 1 T45 8 T47 21 T117 13
all_gpio_pins[24] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1312 1 T45 29 T47 41 T117 16
all_gpio_pins[24] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 685 1 T45 8 T47 19 T117 9
all_gpio_pins[24] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1305 1 T45 38 T47 36 T117 14
all_gpio_pins[24] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 655 1 T45 8 T47 21 T117 13
all_gpio_pins[24] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1273 1 T45 28 T47 38 T117 16
all_gpio_pins[24] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 685 1 T45 8 T47 19 T117 9
all_gpio_pins[24] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1272 1 T45 35 T47 35 T117 12
all_gpio_pins[24] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 655 1 T45 8 T47 21 T117 13
all_gpio_pins[24] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1242 1 T45 27 T47 38 T117 16
all_gpio_pins[24] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 683 1 T45 8 T47 18 T117 9
all_gpio_pins[24] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1239 1 T45 35 T47 35 T117 12
all_gpio_pins[24] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 655 1 T45 8 T47 21 T117 13
all_gpio_pins[24] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1201 1 T45 24 T47 37 T117 16
all_gpio_pins[24] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 683 1 T45 8 T47 18 T117 9
all_gpio_pins[24] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1213 1 T45 34 T47 35 T117 11
all_gpio_pins[24] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 655 1 T45 8 T47 21 T117 13
all_gpio_pins[24] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1170 1 T45 22 T47 37 T117 15
all_gpio_pins[24] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 683 1 T45 8 T47 18 T117 9
all_gpio_pins[24] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1186 1 T45 33 T47 34 T117 11
all_gpio_pins[25] filter_cycles_or_more auto[0] auto[0] 56613 1 T45 736 T47 1065 T117 758
all_gpio_pins[25] filter_cycles_or_more auto[0] auto[1] 40307 1 T45 582 T47 866 T117 332
all_gpio_pins[25] filter_cycles_or_more auto[1] auto[0] 58408 1 T45 1595 T47 2701 T117 1852
all_gpio_pins[25] filter_cycles_or_more auto[1] auto[1] 44924 1 T45 675 T47 866 T117 248
all_gpio_pins[25] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 716 1 T45 14 T47 22 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1475 1 T45 25 T47 41 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 713 1 T45 17 T47 25 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1480 1 T45 23 T47 39 T117 13
all_gpio_pins[25] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 716 1 T45 14 T47 22 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1455 1 T45 24 T47 41 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 713 1 T45 17 T47 25 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1447 1 T45 23 T47 38 T117 13
all_gpio_pins[25] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 716 1 T45 14 T47 22 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1426 1 T45 23 T47 41 T117 10
all_gpio_pins[25] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 713 1 T45 17 T47 25 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1426 1 T45 22 T47 38 T117 13
all_gpio_pins[25] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 716 1 T45 14 T47 22 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1406 1 T45 23 T47 41 T117 10
all_gpio_pins[25] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 713 1 T45 17 T47 25 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1401 1 T45 22 T47 38 T117 13
all_gpio_pins[25] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 713 1 T45 14 T47 22 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1375 1 T45 21 T47 39 T117 10
all_gpio_pins[25] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 709 1 T45 17 T47 25 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1376 1 T45 22 T47 38 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 713 1 T45 14 T47 22 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1343 1 T45 21 T47 38 T117 10
all_gpio_pins[25] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 709 1 T45 17 T47 25 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1347 1 T45 21 T47 33 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 708 1 T45 14 T47 22 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1316 1 T45 20 T47 38 T117 10
all_gpio_pins[25] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 707 1 T45 17 T47 25 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1322 1 T45 21 T47 32 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 708 1 T45 14 T47 22 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1283 1 T45 20 T47 36 T117 10
all_gpio_pins[25] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 707 1 T45 17 T47 25 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1290 1 T45 20 T47 31 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 703 1 T45 14 T47 22 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1258 1 T45 20 T47 35 T117 10
all_gpio_pins[25] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 704 1 T45 17 T47 25 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1272 1 T45 20 T47 31 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 703 1 T45 14 T47 22 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1228 1 T45 20 T47 34 T117 10
all_gpio_pins[25] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 704 1 T45 17 T47 25 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1229 1 T45 20 T47 30 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 701 1 T45 14 T47 22 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1199 1 T45 20 T47 34 T117 10
all_gpio_pins[25] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 701 1 T45 16 T47 25 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1206 1 T45 20 T47 30 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 701 1 T45 14 T47 22 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1175 1 T45 20 T47 33 T117 10
all_gpio_pins[25] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 701 1 T45 16 T47 25 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1183 1 T45 19 T47 30 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 700 1 T45 14 T47 22 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1140 1 T45 20 T47 33 T117 10
all_gpio_pins[25] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 700 1 T45 16 T47 25 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1158 1 T45 19 T47 28 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 700 1 T45 14 T47 22 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1113 1 T45 18 T47 31 T117 10
all_gpio_pins[25] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 700 1 T45 16 T47 25 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1129 1 T45 19 T47 27 T117 10
all_gpio_pins[25] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 700 1 T45 14 T47 22 T117 12
all_gpio_pins[25] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1072 1 T45 18 T47 29 T117 10
all_gpio_pins[25] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 700 1 T45 16 T47 25 T117 11
all_gpio_pins[25] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1099 1 T45 19 T47 26 T117 9
all_gpio_pins[26] filter_cycles_or_more auto[0] auto[0] 58077 1 T45 1338 T47 2604 T117 374
all_gpio_pins[26] filter_cycles_or_more auto[0] auto[1] 42570 1 T45 773 T47 828 T117 1433
all_gpio_pins[26] filter_cycles_or_more auto[1] auto[0] 59828 1 T45 416 T47 1247 T117 803
all_gpio_pins[26] filter_cycles_or_more auto[1] auto[1] 40001 1 T45 881 T47 908 T117 509
all_gpio_pins[26] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 712 1 T45 8 T47 24 T117 7
all_gpio_pins[26] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1483 1 T45 40 T47 35 T117 21
all_gpio_pins[26] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 720 1 T45 9 T47 24 T117 11
all_gpio_pins[26] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1476 1 T45 39 T47 35 T117 17
all_gpio_pins[26] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 712 1 T45 8 T47 24 T117 7
all_gpio_pins[26] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1453 1 T45 39 T47 35 T117 20
all_gpio_pins[26] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 720 1 T45 9 T47 24 T117 11
all_gpio_pins[26] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1454 1 T45 38 T47 35 T117 17
all_gpio_pins[26] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 710 1 T45 8 T47 24 T117 7
all_gpio_pins[26] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1427 1 T45 39 T47 34 T117 20
all_gpio_pins[26] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 718 1 T45 9 T47 24 T117 10
all_gpio_pins[26] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1425 1 T45 37 T47 34 T117 17
all_gpio_pins[26] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 710 1 T45 8 T47 24 T117 7
all_gpio_pins[26] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1395 1 T45 37 T47 34 T117 19
all_gpio_pins[26] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 718 1 T45 9 T47 24 T117 10
all_gpio_pins[26] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1399 1 T45 37 T47 32 T117 16
all_gpio_pins[26] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 708 1 T45 8 T47 24 T117 7
all_gpio_pins[26] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1361 1 T45 36 T47 34 T117 19
all_gpio_pins[26] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 712 1 T45 9 T47 24 T117 10
all_gpio_pins[26] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1382 1 T45 37 T47 32 T117 15
all_gpio_pins[26] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 708 1 T45 8 T47 24 T117 7
all_gpio_pins[26] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1330 1 T45 34 T47 34 T117 19
all_gpio_pins[26] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 712 1 T45 9 T47 24 T117 10
all_gpio_pins[26] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1349 1 T45 37 T47 32 T117 15
all_gpio_pins[26] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 704 1 T45 8 T47 24 T117 7
all_gpio_pins[26] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1297 1 T45 33 T47 32 T117 19
all_gpio_pins[26] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 709 1 T45 8 T47 24 T117 10
all_gpio_pins[26] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1318 1 T45 36 T47 31 T117 15
all_gpio_pins[26] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 704 1 T45 8 T47 24 T117 7
all_gpio_pins[26] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1271 1 T45 32 T47 32 T117 19
all_gpio_pins[26] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 709 1 T45 8 T47 24 T117 10
all_gpio_pins[26] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1291 1 T45 35 T47 30 T117 15
all_gpio_pins[26] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 702 1 T45 8 T47 24 T117 7
all_gpio_pins[26] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1242 1 T45 32 T47 32 T117 19
all_gpio_pins[26] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 707 1 T45 8 T47 24 T117 10
all_gpio_pins[26] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1263 1 T45 35 T47 30 T117 15
all_gpio_pins[26] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 702 1 T45 8 T47 24 T117 7
all_gpio_pins[26] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1206 1 T45 31 T47 31 T117 16
all_gpio_pins[26] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 707 1 T45 8 T47 24 T117 10
all_gpio_pins[26] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1230 1 T45 35 T47 29 T117 15
all_gpio_pins[26] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 698 1 T45 8 T47 24 T117 7
all_gpio_pins[26] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1182 1 T45 31 T47 31 T117 16
all_gpio_pins[26] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 707 1 T45 8 T47 24 T117 10
all_gpio_pins[26] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1206 1 T45 35 T47 29 T117 13
all_gpio_pins[26] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 698 1 T45 8 T47 24 T117 7
all_gpio_pins[26] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1139 1 T45 29 T47 30 T117 16
all_gpio_pins[26] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 707 1 T45 8 T47 24 T117 10
all_gpio_pins[26] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1174 1 T45 32 T47 29 T117 13
all_gpio_pins[26] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 697 1 T45 8 T47 24 T117 7
all_gpio_pins[26] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1112 1 T45 27 T47 28 T117 15
all_gpio_pins[26] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 705 1 T45 8 T47 23 T117 10
all_gpio_pins[26] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1150 1 T45 32 T47 26 T117 13
all_gpio_pins[26] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 697 1 T45 8 T47 24 T117 7
all_gpio_pins[26] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1091 1 T45 27 T47 28 T117 15
all_gpio_pins[26] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 705 1 T45 8 T47 23 T117 10
all_gpio_pins[26] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1129 1 T45 30 T47 25 T117 12
all_gpio_pins[26] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 697 1 T45 8 T47 24 T117 7
all_gpio_pins[26] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1065 1 T45 26 T47 28 T117 15
all_gpio_pins[26] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 705 1 T45 8 T47 23 T117 10
all_gpio_pins[26] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1093 1 T45 29 T47 25 T117 12
all_gpio_pins[27] filter_cycles_or_more auto[0] auto[0] 57353 1 T45 608 T47 2479 T117 1833
all_gpio_pins[27] filter_cycles_or_more auto[0] auto[1] 44041 1 T45 761 T47 771 T117 429
all_gpio_pins[27] filter_cycles_or_more auto[1] auto[0] 56997 1 T45 1423 T47 1165 T117 384
all_gpio_pins[27] filter_cycles_or_more auto[1] auto[1] 40630 1 T45 598 T47 956 T117 499
all_gpio_pins[27] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 680 1 T45 16 T47 28 T117 7
all_gpio_pins[27] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1580 1 T45 30 T47 42 T117 20
all_gpio_pins[27] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 706 1 T45 11 T47 24 T117 6
all_gpio_pins[27] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1551 1 T45 36 T47 46 T117 21
all_gpio_pins[27] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 680 1 T45 16 T47 28 T117 7
all_gpio_pins[27] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1546 1 T45 30 T47 40 T117 19
all_gpio_pins[27] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 706 1 T45 11 T47 24 T117 6
all_gpio_pins[27] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1524 1 T45 34 T47 46 T117 21
all_gpio_pins[27] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 678 1 T45 16 T47 28 T117 7
all_gpio_pins[27] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1518 1 T45 30 T47 38 T117 19
all_gpio_pins[27] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 705 1 T45 11 T47 24 T117 5
all_gpio_pins[27] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1493 1 T45 34 T47 44 T117 21
all_gpio_pins[27] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 678 1 T45 16 T47 28 T117 7
all_gpio_pins[27] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1488 1 T45 29 T47 38 T117 19
all_gpio_pins[27] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 705 1 T45 11 T47 24 T117 5
all_gpio_pins[27] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1465 1 T45 34 T47 41 T117 21
all_gpio_pins[27] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 677 1 T45 16 T47 28 T117 7
all_gpio_pins[27] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1459 1 T45 29 T47 36 T117 19
all_gpio_pins[27] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 702 1 T45 11 T47 24 T117 5
all_gpio_pins[27] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1424 1 T45 32 T47 39 T117 19
all_gpio_pins[27] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 677 1 T45 16 T47 28 T117 7
all_gpio_pins[27] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1437 1 T45 29 T47 35 T117 19
all_gpio_pins[27] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 702 1 T45 11 T47 24 T117 5
all_gpio_pins[27] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1392 1 T45 31 T47 39 T117 18
all_gpio_pins[27] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 670 1 T45 16 T47 28 T117 7
all_gpio_pins[27] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1410 1 T45 28 T47 35 T117 19
all_gpio_pins[27] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 697 1 T45 10 T47 24 T117 5
all_gpio_pins[27] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1362 1 T45 32 T47 38 T117 17
all_gpio_pins[27] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 670 1 T45 16 T47 28 T117 7
all_gpio_pins[27] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1382 1 T45 28 T47 34 T117 19
all_gpio_pins[27] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 697 1 T45 10 T47 24 T117 5
all_gpio_pins[27] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1322 1 T45 32 T47 38 T117 17
all_gpio_pins[27] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 667 1 T45 16 T47 28 T117 7
all_gpio_pins[27] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1353 1 T45 28 T47 32 T117 19
all_gpio_pins[27] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 694 1 T45 10 T47 24 T117 5
all_gpio_pins[27] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1289 1 T45 30 T47 37 T117 17
all_gpio_pins[27] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 667 1 T45 16 T47 28 T117 7
all_gpio_pins[27] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1332 1 T45 28 T47 31 T117 19
all_gpio_pins[27] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 694 1 T45 10 T47 24 T117 5
all_gpio_pins[27] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1249 1 T45 29 T47 37 T117 16
all_gpio_pins[27] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 666 1 T45 16 T47 28 T117 7
all_gpio_pins[27] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1295 1 T45 28 T47 30 T117 19
all_gpio_pins[27] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 693 1 T45 10 T47 24 T117 5
all_gpio_pins[27] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1211 1 T45 28 T47 37 T117 15
all_gpio_pins[27] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 666 1 T45 16 T47 28 T117 7
all_gpio_pins[27] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1267 1 T45 28 T47 28 T117 18
all_gpio_pins[27] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 693 1 T45 10 T47 24 T117 5
all_gpio_pins[27] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1184 1 T45 28 T47 37 T117 14
all_gpio_pins[27] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 664 1 T45 16 T47 28 T117 7
all_gpio_pins[27] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1243 1 T45 28 T47 28 T117 18
all_gpio_pins[27] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 693 1 T45 10 T47 24 T117 5
all_gpio_pins[27] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1149 1 T45 28 T47 37 T117 13
all_gpio_pins[27] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 664 1 T45 16 T47 28 T117 7
all_gpio_pins[27] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1211 1 T45 27 T47 27 T117 18
all_gpio_pins[27] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 693 1 T45 10 T47 24 T117 5
all_gpio_pins[27] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1124 1 T45 26 T47 35 T117 13
all_gpio_pins[27] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 664 1 T45 16 T47 28 T117 7
all_gpio_pins[27] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1175 1 T45 26 T47 25 T117 17
all_gpio_pins[27] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 693 1 T45 10 T47 24 T117 5
all_gpio_pins[27] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1092 1 T45 25 T47 35 T117 13
all_gpio_pins[28] filter_cycles_or_more auto[0] auto[0] 60237 1 T45 1444 T47 2117 T117 486
all_gpio_pins[28] filter_cycles_or_more auto[0] auto[1] 40326 1 T45 592 T47 1154 T117 430
all_gpio_pins[28] filter_cycles_or_more auto[1] auto[0] 55640 1 T45 771 T47 1261 T117 751
all_gpio_pins[28] filter_cycles_or_more auto[1] auto[1] 42695 1 T45 731 T47 1042 T117 1469
all_gpio_pins[28] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 676 1 T45 11 T47 18 T117 6
all_gpio_pins[28] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1587 1 T45 32 T47 42 T117 20
all_gpio_pins[28] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 677 1 T45 13 T47 18 T117 10
all_gpio_pins[28] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1584 1 T45 30 T47 42 T117 17
all_gpio_pins[28] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 676 1 T45 11 T47 18 T117 6
all_gpio_pins[28] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1550 1 T45 31 T47 42 T117 19
all_gpio_pins[28] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 677 1 T45 13 T47 18 T117 10
all_gpio_pins[28] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1557 1 T45 30 T47 40 T117 17
all_gpio_pins[28] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 674 1 T45 11 T47 18 T117 6
all_gpio_pins[28] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1520 1 T45 30 T47 42 T117 19
all_gpio_pins[28] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 676 1 T45 13 T47 18 T117 10
all_gpio_pins[28] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1536 1 T45 29 T47 39 T117 17
all_gpio_pins[28] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 674 1 T45 11 T47 18 T117 6
all_gpio_pins[28] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1484 1 T45 29 T47 40 T117 19
all_gpio_pins[28] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 676 1 T45 13 T47 18 T117 10
all_gpio_pins[28] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1493 1 T45 26 T47 39 T117 16
all_gpio_pins[28] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 670 1 T45 11 T47 18 T117 6
all_gpio_pins[28] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1459 1 T45 28 T47 40 T117 18
all_gpio_pins[28] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 671 1 T45 13 T47 18 T117 10
all_gpio_pins[28] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1469 1 T45 24 T47 38 T117 16
all_gpio_pins[28] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 670 1 T45 11 T47 18 T117 6
all_gpio_pins[28] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1428 1 T45 28 T47 39 T117 18
all_gpio_pins[28] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 671 1 T45 13 T47 18 T117 10
all_gpio_pins[28] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1443 1 T45 24 T47 36 T117 16
all_gpio_pins[28] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 666 1 T45 11 T47 18 T117 6
all_gpio_pins[28] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1396 1 T45 28 T47 39 T117 18
all_gpio_pins[28] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 669 1 T45 12 T47 18 T117 10
all_gpio_pins[28] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1417 1 T45 24 T47 36 T117 15
all_gpio_pins[28] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 666 1 T45 11 T47 18 T117 6
all_gpio_pins[28] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1357 1 T45 28 T47 37 T117 18
all_gpio_pins[28] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 669 1 T45 12 T47 18 T117 10
all_gpio_pins[28] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1381 1 T45 24 T47 36 T117 15
all_gpio_pins[28] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 662 1 T45 11 T47 18 T117 6
all_gpio_pins[28] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1334 1 T45 28 T47 37 T117 18
all_gpio_pins[28] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 666 1 T45 12 T47 18 T117 10
all_gpio_pins[28] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1349 1 T45 24 T47 35 T117 15
all_gpio_pins[28] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 662 1 T45 11 T47 18 T117 6
all_gpio_pins[28] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1304 1 T45 28 T47 37 T117 16
all_gpio_pins[28] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 666 1 T45 12 T47 18 T117 10
all_gpio_pins[28] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1324 1 T45 23 T47 35 T117 15
all_gpio_pins[28] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 659 1 T45 11 T47 18 T117 6
all_gpio_pins[28] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1262 1 T45 27 T47 37 T117 15
all_gpio_pins[28] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 663 1 T45 12 T47 18 T117 10
all_gpio_pins[28] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1302 1 T45 22 T47 35 T117 15
all_gpio_pins[28] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 659 1 T45 11 T47 18 T117 6
all_gpio_pins[28] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1228 1 T45 26 T47 37 T117 14
all_gpio_pins[28] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 663 1 T45 12 T47 18 T117 10
all_gpio_pins[28] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1278 1 T45 22 T47 35 T117 15
all_gpio_pins[28] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 657 1 T45 11 T47 18 T117 6
all_gpio_pins[28] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1197 1 T45 25 T47 36 T117 14
all_gpio_pins[28] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 661 1 T45 12 T47 17 T117 10
all_gpio_pins[28] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1244 1 T45 22 T47 35 T117 15
all_gpio_pins[28] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 657 1 T45 11 T47 18 T117 6
all_gpio_pins[28] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1167 1 T45 25 T47 35 T117 14
all_gpio_pins[28] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 661 1 T45 12 T47 17 T117 10
all_gpio_pins[28] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1211 1 T45 21 T47 35 T117 15
all_gpio_pins[28] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 657 1 T45 11 T47 18 T117 6
all_gpio_pins[28] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1142 1 T45 24 T47 35 T117 14
all_gpio_pins[28] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 661 1 T45 12 T47 17 T117 10
all_gpio_pins[28] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1176 1 T45 20 T47 34 T117 15
all_gpio_pins[29] filter_cycles_or_more auto[0] auto[0] 53721 1 T45 932 T47 2462 T117 836
all_gpio_pins[29] filter_cycles_or_more auto[0] auto[1] 45100 1 T45 595 T47 759 T117 406
all_gpio_pins[29] filter_cycles_or_more auto[1] auto[0] 58116 1 T45 887 T47 1266 T117 1523
all_gpio_pins[29] filter_cycles_or_more auto[1] auto[1] 43182 1 T45 1186 T47 1056 T117 412
all_gpio_pins[29] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 672 1 T45 12 T47 21 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1550 1 T45 28 T47 42 T117 18
all_gpio_pins[29] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 683 1 T45 15 T47 26 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1539 1 T45 26 T47 37 T117 19
all_gpio_pins[29] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 672 1 T45 12 T47 21 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1522 1 T45 27 T47 41 T117 18
all_gpio_pins[29] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 683 1 T45 15 T47 26 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1506 1 T45 24 T47 37 T117 19
all_gpio_pins[29] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 668 1 T45 12 T47 21 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1491 1 T45 26 T47 40 T117 18
all_gpio_pins[29] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 683 1 T45 15 T47 26 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1482 1 T45 23 T47 37 T117 18
all_gpio_pins[29] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 668 1 T45 12 T47 21 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1463 1 T45 26 T47 39 T117 16
all_gpio_pins[29] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 683 1 T45 15 T47 26 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1438 1 T45 22 T47 35 T117 18
all_gpio_pins[29] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 665 1 T45 12 T47 21 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1435 1 T45 26 T47 37 T117 16
all_gpio_pins[29] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 679 1 T45 15 T47 26 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1403 1 T45 21 T47 35 T117 18
all_gpio_pins[29] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 665 1 T45 12 T47 21 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1398 1 T45 24 T47 35 T117 16
all_gpio_pins[29] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 679 1 T45 15 T47 26 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1379 1 T45 21 T47 35 T117 18
all_gpio_pins[29] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 660 1 T45 12 T47 21 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1365 1 T45 22 T47 33 T117 15
all_gpio_pins[29] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 673 1 T45 14 T47 26 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1350 1 T45 22 T47 34 T117 18
all_gpio_pins[29] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 660 1 T45 12 T47 21 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1335 1 T45 22 T47 32 T117 15
all_gpio_pins[29] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 673 1 T45 14 T47 26 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1327 1 T45 22 T47 33 T117 18
all_gpio_pins[29] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 654 1 T45 12 T47 21 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1304 1 T45 22 T47 31 T117 15
all_gpio_pins[29] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 668 1 T45 14 T47 26 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1295 1 T45 22 T47 32 T117 16
all_gpio_pins[29] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 654 1 T45 12 T47 21 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1279 1 T45 22 T47 30 T117 14
all_gpio_pins[29] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 668 1 T45 14 T47 26 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1262 1 T45 22 T47 31 T117 16
all_gpio_pins[29] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 652 1 T45 12 T47 21 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1253 1 T45 22 T47 29 T117 14
all_gpio_pins[29] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 666 1 T45 14 T47 26 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1232 1 T45 20 T47 30 T117 15
all_gpio_pins[29] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 652 1 T45 12 T47 21 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1226 1 T45 22 T47 28 T117 13
all_gpio_pins[29] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 666 1 T45 14 T47 26 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1199 1 T45 20 T47 30 T117 15
all_gpio_pins[29] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 652 1 T45 12 T47 21 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1205 1 T45 21 T47 28 T117 13
all_gpio_pins[29] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 666 1 T45 14 T47 26 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1175 1 T45 20 T47 29 T117 15
all_gpio_pins[29] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 652 1 T45 12 T47 21 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1167 1 T45 21 T47 26 T117 13
all_gpio_pins[29] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 666 1 T45 14 T47 26 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1144 1 T45 20 T47 28 T117 15
all_gpio_pins[29] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 652 1 T45 12 T47 21 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1136 1 T45 21 T47 26 T117 10
all_gpio_pins[29] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 666 1 T45 14 T47 26 T117 7
all_gpio_pins[29] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1110 1 T45 18 T47 28 T117 15
all_gpio_pins[30] filter_cycles_or_more auto[0] auto[0] 54994 1 T45 1289 T47 2231 T117 536
all_gpio_pins[30] filter_cycles_or_more auto[0] auto[1] 47378 1 T45 706 T47 959 T117 350
all_gpio_pins[30] filter_cycles_or_more auto[1] auto[0] 48847 1 T45 718 T47 1354 T117 553
all_gpio_pins[30] filter_cycles_or_more auto[1] auto[1] 46401 1 T45 659 T47 939 T117 1613
all_gpio_pins[30] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 668 1 T45 12 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1664 1 T45 37 T47 47 T117 20
all_gpio_pins[30] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 678 1 T45 16 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1648 1 T45 33 T47 47 T117 21
all_gpio_pins[30] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 668 1 T45 12 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1632 1 T45 35 T47 47 T117 20
all_gpio_pins[30] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 678 1 T45 16 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1606 1 T45 31 T47 44 T117 21
all_gpio_pins[30] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 665 1 T45 12 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1601 1 T45 34 T47 45 T117 20
all_gpio_pins[30] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 677 1 T45 16 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1567 1 T45 31 T47 44 T117 21
all_gpio_pins[30] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 665 1 T45 12 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1576 1 T45 33 T47 45 T117 20
all_gpio_pins[30] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 677 1 T45 16 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1522 1 T45 31 T47 42 T117 20
all_gpio_pins[30] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 661 1 T45 12 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1546 1 T45 33 T47 45 T117 20
all_gpio_pins[30] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 672 1 T45 16 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1491 1 T45 31 T47 42 T117 19
all_gpio_pins[30] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 661 1 T45 12 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1508 1 T45 30 T47 43 T117 20
all_gpio_pins[30] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 672 1 T45 16 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1459 1 T45 31 T47 41 T117 18
all_gpio_pins[30] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 658 1 T45 12 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1480 1 T45 30 T47 42 T117 20
all_gpio_pins[30] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 670 1 T45 16 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1429 1 T45 31 T47 40 T117 17
all_gpio_pins[30] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 658 1 T45 12 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1448 1 T45 29 T47 41 T117 20
all_gpio_pins[30] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 670 1 T45 16 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1387 1 T45 31 T47 39 T117 17
all_gpio_pins[30] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 656 1 T45 12 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1421 1 T45 29 T47 41 T117 19
all_gpio_pins[30] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 667 1 T45 16 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1349 1 T45 30 T47 37 T117 17
all_gpio_pins[30] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 656 1 T45 12 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1389 1 T45 28 T47 39 T117 18
all_gpio_pins[30] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 667 1 T45 16 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1307 1 T45 28 T47 35 T117 17
all_gpio_pins[30] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 653 1 T45 12 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1352 1 T45 28 T47 37 T117 18
all_gpio_pins[30] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 664 1 T45 15 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1269 1 T45 27 T47 34 T117 17
all_gpio_pins[30] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 653 1 T45 12 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1324 1 T45 28 T47 36 T117 15
all_gpio_pins[30] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 664 1 T45 15 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1238 1 T45 26 T47 34 T117 16
all_gpio_pins[30] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 653 1 T45 12 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1299 1 T45 26 T47 35 T117 15
all_gpio_pins[30] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 662 1 T45 15 T47 18 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1201 1 T45 25 T47 33 T117 16
all_gpio_pins[30] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 653 1 T45 12 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1275 1 T45 26 T47 34 T117 15
all_gpio_pins[30] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 662 1 T45 15 T47 18 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1171 1 T45 24 T47 32 T117 16
all_gpio_pins[30] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 653 1 T45 12 T47 19 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1249 1 T45 25 T47 33 T117 13
all_gpio_pins[30] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 662 1 T45 15 T47 18 T117 9
all_gpio_pins[30] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1138 1 T45 23 T47 32 T117 16
all_gpio_pins[31] filter_cycles_or_more auto[0] auto[0] 52765 1 T45 1294 T47 911 T117 2136
all_gpio_pins[31] filter_cycles_or_more auto[0] auto[1] 42209 1 T45 682 T47 1890 T117 266
all_gpio_pins[31] filter_cycles_or_more auto[1] auto[0] 62088 1 T45 981 T47 1407 T117 456
all_gpio_pins[31] filter_cycles_or_more auto[1] auto[1] 41021 1 T45 608 T47 1039 T117 415
all_gpio_pins[31] one_to_filter_cycles_minus_1[1] auto[0] auto[0] 690 1 T45 13 T47 25 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[1] auto[0] auto[1] 1596 1 T45 27 T47 48 T117 10
all_gpio_pins[31] one_to_filter_cycles_minus_1[1] auto[1] auto[0] 719 1 T45 15 T47 24 T117 9
all_gpio_pins[31] one_to_filter_cycles_minus_1[1] auto[1] auto[1] 1571 1 T45 25 T47 49 T117 13
all_gpio_pins[31] one_to_filter_cycles_minus_1[2] auto[0] auto[0] 690 1 T45 13 T47 25 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[2] auto[0] auto[1] 1559 1 T45 27 T47 45 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[2] auto[1] auto[0] 719 1 T45 15 T47 24 T117 9
all_gpio_pins[31] one_to_filter_cycles_minus_1[2] auto[1] auto[1] 1537 1 T45 25 T47 49 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[3] auto[0] auto[0] 688 1 T45 13 T47 25 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[3] auto[0] auto[1] 1526 1 T45 26 T47 44 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[3] auto[1] auto[0] 717 1 T45 15 T47 24 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[3] auto[1] auto[1] 1510 1 T45 24 T47 48 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[4] auto[0] auto[0] 688 1 T45 13 T47 25 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[4] auto[0] auto[1] 1489 1 T45 25 T47 41 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[4] auto[1] auto[0] 717 1 T45 15 T47 24 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[4] auto[1] auto[1] 1482 1 T45 24 T47 48 T117 11
all_gpio_pins[31] one_to_filter_cycles_minus_1[5] auto[0] auto[0] 685 1 T45 13 T47 25 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[5] auto[0] auto[1] 1471 1 T45 24 T47 41 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[5] auto[1] auto[0] 714 1 T45 15 T47 24 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[5] auto[1] auto[1] 1452 1 T45 23 T47 48 T117 11
all_gpio_pins[31] one_to_filter_cycles_minus_1[6] auto[0] auto[0] 685 1 T45 13 T47 25 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[6] auto[0] auto[1] 1441 1 T45 23 T47 41 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[6] auto[1] auto[0] 714 1 T45 15 T47 24 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[6] auto[1] auto[1] 1415 1 T45 23 T47 47 T117 11
all_gpio_pins[31] one_to_filter_cycles_minus_1[7] auto[0] auto[0] 680 1 T45 13 T47 25 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[7] auto[0] auto[1] 1414 1 T45 23 T47 41 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[7] auto[1] auto[0] 711 1 T45 15 T47 24 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[7] auto[1] auto[1] 1392 1 T45 23 T47 46 T117 11
all_gpio_pins[31] one_to_filter_cycles_minus_1[8] auto[0] auto[0] 680 1 T45 13 T47 25 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[8] auto[0] auto[1] 1384 1 T45 22 T47 40 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[8] auto[1] auto[0] 711 1 T45 15 T47 24 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[8] auto[1] auto[1] 1369 1 T45 23 T47 45 T117 11
all_gpio_pins[31] one_to_filter_cycles_minus_1[9] auto[0] auto[0] 674 1 T45 13 T47 25 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[9] auto[0] auto[1] 1364 1 T45 22 T47 39 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[9] auto[1] auto[0] 708 1 T45 15 T47 24 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[9] auto[1] auto[1] 1336 1 T45 23 T47 44 T117 11
all_gpio_pins[31] one_to_filter_cycles_minus_1[10] auto[0] auto[0] 674 1 T45 13 T47 25 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[10] auto[0] auto[1] 1339 1 T45 22 T47 38 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[10] auto[1] auto[0] 708 1 T45 15 T47 24 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[10] auto[1] auto[1] 1301 1 T45 23 T47 42 T117 11
all_gpio_pins[31] one_to_filter_cycles_minus_1[11] auto[0] auto[0] 670 1 T45 13 T47 25 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[11] auto[0] auto[1] 1308 1 T45 22 T47 37 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[11] auto[1] auto[0] 706 1 T45 15 T47 24 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[11] auto[1] auto[1] 1263 1 T45 22 T47 42 T117 11
all_gpio_pins[31] one_to_filter_cycles_minus_1[12] auto[0] auto[0] 670 1 T45 13 T47 25 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[12] auto[0] auto[1] 1272 1 T45 20 T47 37 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[12] auto[1] auto[0] 706 1 T45 15 T47 24 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[12] auto[1] auto[1] 1238 1 T45 22 T47 41 T117 11
all_gpio_pins[31] one_to_filter_cycles_minus_1[13] auto[0] auto[0] 669 1 T45 13 T47 25 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[13] auto[0] auto[1] 1241 1 T45 19 T47 37 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[13] auto[1] auto[0] 706 1 T45 15 T47 24 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[13] auto[1] auto[1] 1202 1 T45 22 T47 37 T117 11
all_gpio_pins[31] one_to_filter_cycles_minus_1[14] auto[0] auto[0] 669 1 T45 13 T47 25 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[14] auto[0] auto[1] 1213 1 T45 19 T47 35 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[14] auto[1] auto[0] 706 1 T45 15 T47 24 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[14] auto[1] auto[1] 1165 1 T45 22 T47 36 T117 10
all_gpio_pins[31] one_to_filter_cycles_minus_1[15] auto[0] auto[0] 669 1 T45 13 T47 25 T117 12
all_gpio_pins[31] one_to_filter_cycles_minus_1[15] auto[0] auto[1] 1172 1 T45 19 T47 34 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[15] auto[1] auto[0] 706 1 T45 15 T47 24 T117 8
all_gpio_pins[31] one_to_filter_cycles_minus_1[15] auto[1] auto[1] 1135 1 T45 22 T47 34 T117 10

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%