dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3454204 1 T38 116 T39 174 T40 92
auto[1] 3019756 1 T38 132 T39 146 T40 108



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4075370 1 T38 121 T39 166 T40 84
auto[1] 2398590 1 T38 127 T39 154 T40 116



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2250026 1 T38 59 T39 96 T40 35
auto[0] auto[1] 1204178 1 T38 57 T39 78 T40 57
auto[1] auto[0] 1825344 1 T38 62 T39 70 T40 49
auto[1] auto[1] 1194412 1 T38 70 T39 76 T40 59


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3461361 1 T38 132 T39 182 T40 86
auto[1] 3012599 1 T38 116 T39 138 T40 114



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4083193 1 T38 116 T39 144 T40 105
auto[1] 2390767 1 T38 132 T39 176 T40 95



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2257871 1 T38 65 T39 83 T40 40
auto[0] auto[1] 1203490 1 T38 67 T39 99 T40 46
auto[1] auto[0] 1825322 1 T38 51 T39 61 T40 65
auto[1] auto[1] 1187277 1 T38 65 T39 77 T40 49


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3452312 1 T38 112 T39 170 T40 74
auto[1] 3021648 1 T38 136 T39 150 T40 126



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4083128 1 T38 131 T39 166 T40 97
auto[1] 2390832 1 T38 117 T39 154 T40 103



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2251002 1 T38 53 T39 88 T40 36
auto[0] auto[1] 1201310 1 T38 59 T39 82 T40 38
auto[1] auto[0] 1832126 1 T38 78 T39 78 T40 61
auto[1] auto[1] 1189522 1 T38 58 T39 72 T40 65


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3462445 1 T38 142 T39 166 T40 102
auto[1] 3011515 1 T38 106 T39 154 T40 98



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4078640 1 T38 127 T39 158 T40 112
auto[1] 2395320 1 T38 121 T39 162 T40 88



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2255760 1 T38 76 T39 87 T40 58
auto[0] auto[1] 1206685 1 T38 66 T39 79 T40 44
auto[1] auto[0] 1822880 1 T38 51 T39 71 T40 54
auto[1] auto[1] 1188635 1 T38 55 T39 83 T40 44


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3461363 1 T38 126 T39 178 T40 114
auto[1] 3012597 1 T38 122 T39 142 T40 86



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4080275 1 T38 122 T39 168 T40 115
auto[1] 2393685 1 T38 126 T39 152 T40 85



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2254465 1 T38 65 T39 83 T40 67
auto[0] auto[1] 1206898 1 T38 61 T39 95 T40 47
auto[1] auto[0] 1825810 1 T38 57 T39 85 T40 48
auto[1] auto[1] 1186787 1 T38 65 T39 57 T40 38


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3458418 1 T38 140 T39 170 T40 90
auto[1] 3015542 1 T38 108 T39 150 T40 110



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4080125 1 T38 126 T39 140 T40 88
auto[1] 2393835 1 T38 122 T39 180 T40 112



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2256715 1 T38 74 T39 85 T40 40
auto[0] auto[1] 1201703 1 T38 66 T39 85 T40 50
auto[1] auto[0] 1823410 1 T38 52 T39 55 T40 48
auto[1] auto[1] 1192132 1 T38 56 T39 95 T40 62


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3455115 1 T38 120 T39 162 T40 100
auto[1] 3018845 1 T38 128 T39 158 T40 100



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4077658 1 T38 126 T39 164 T40 100
auto[1] 2396302 1 T38 122 T39 156 T40 100



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2248495 1 T38 52 T39 87 T40 55
auto[0] auto[1] 1206620 1 T38 68 T39 75 T40 45
auto[1] auto[0] 1829163 1 T38 74 T39 77 T40 45
auto[1] auto[1] 1189682 1 T38 54 T39 81 T40 55


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3458913 1 T38 100 T39 164 T40 98
auto[1] 3015047 1 T38 148 T39 156 T40 102



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4079288 1 T38 108 T39 155 T40 102
auto[1] 2394672 1 T38 140 T39 165 T40 98



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2253722 1 T38 41 T39 75 T40 53
auto[0] auto[1] 1205191 1 T38 59 T39 89 T40 45
auto[1] auto[0] 1825566 1 T38 67 T39 80 T40 49
auto[1] auto[1] 1189481 1 T38 81 T39 76 T40 53


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3457930 1 T38 116 T39 176 T40 96
auto[1] 3016030 1 T38 132 T39 144 T40 104



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4088313 1 T38 125 T39 153 T40 90
auto[1] 2385647 1 T38 123 T39 167 T40 110



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2256199 1 T38 56 T39 90 T40 37
auto[0] auto[1] 1201731 1 T38 60 T39 86 T40 59
auto[1] auto[0] 1832114 1 T38 69 T39 63 T40 53
auto[1] auto[1] 1183916 1 T38 63 T39 81 T40 51


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3462525 1 T38 118 T39 152 T40 104
auto[1] 3011435 1 T38 130 T39 168 T40 96



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4093352 1 T38 131 T39 164 T40 90
auto[1] 2380608 1 T38 117 T39 156 T40 110



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2263552 1 T38 59 T39 75 T40 44
auto[0] auto[1] 1198973 1 T38 59 T39 77 T40 60
auto[1] auto[0] 1829800 1 T38 72 T39 89 T40 46
auto[1] auto[1] 1181635 1 T38 58 T39 79 T40 50


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3455994 1 T38 118 T39 162 T40 96
auto[1] 3017966 1 T38 130 T39 158 T40 104



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4086129 1 T38 139 T39 154 T40 96
auto[1] 2387831 1 T38 109 T39 166 T40 104



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2255892 1 T38 69 T39 78 T40 45
auto[0] auto[1] 1200102 1 T38 49 T39 84 T40 51
auto[1] auto[0] 1830237 1 T38 70 T39 76 T40 51
auto[1] auto[1] 1187729 1 T38 60 T39 82 T40 53


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3460738 1 T38 132 T39 156 T40 94
auto[1] 3013222 1 T38 116 T39 164 T40 106



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4093431 1 T38 142 T39 154 T40 108
auto[1] 2380529 1 T38 106 T39 166 T40 92



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2261245 1 T38 77 T39 75 T40 54
auto[0] auto[1] 1199493 1 T38 55 T39 81 T40 40
auto[1] auto[0] 1832186 1 T38 65 T39 79 T40 54
auto[1] auto[1] 1181036 1 T38 51 T39 85 T40 52


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3463501 1 T38 120 T39 148 T40 90
auto[1] 3010459 1 T38 128 T39 172 T40 110



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4078508 1 T38 131 T39 150 T40 112
auto[1] 2395452 1 T38 117 T39 170 T40 88



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2255209 1 T38 61 T39 70 T40 46
auto[0] auto[1] 1208292 1 T38 59 T39 78 T40 44
auto[1] auto[0] 1823299 1 T38 70 T39 80 T40 66
auto[1] auto[1] 1187160 1 T38 58 T39 92 T40 44


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3459976 1 T38 130 T39 188 T40 86
auto[1] 3013984 1 T38 118 T39 132 T40 114



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4090545 1 T38 125 T39 171 T40 86
auto[1] 2383415 1 T38 123 T39 149 T40 114



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2258887 1 T38 67 T39 97 T40 37
auto[0] auto[1] 1201089 1 T38 63 T39 91 T40 49
auto[1] auto[0] 1831658 1 T38 58 T39 74 T40 49
auto[1] auto[1] 1182326 1 T38 60 T39 58 T40 65


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3460878 1 T38 86 T39 184 T40 110
auto[1] 3013082 1 T38 162 T39 136 T40 90



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4088645 1 T38 133 T39 170 T40 112
auto[1] 2385315 1 T38 115 T39 150 T40 88



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2257822 1 T38 46 T39 103 T40 59
auto[0] auto[1] 1203056 1 T38 40 T39 81 T40 51
auto[1] auto[0] 1830823 1 T38 87 T39 67 T40 53
auto[1] auto[1] 1182259 1 T38 75 T39 69 T40 37


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3459419 1 T38 144 T39 148 T40 98
auto[1] 3014541 1 T38 104 T39 172 T40 102



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4089122 1 T38 122 T39 149 T40 97
auto[1] 2384838 1 T38 126 T39 171 T40 103



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2259801 1 T38 76 T39 66 T40 50
auto[0] auto[1] 1199618 1 T38 68 T39 82 T40 48
auto[1] auto[0] 1829321 1 T38 46 T39 83 T40 47
auto[1] auto[1] 1185220 1 T38 58 T39 89 T40 55


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3465716 1 T38 140 T39 150 T40 94
auto[1] 3008244 1 T38 108 T39 170 T40 106



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4091735 1 T38 107 T39 193 T40 111
auto[1] 2382225 1 T38 141 T39 127 T40 89



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2264402 1 T38 57 T39 92 T40 47
auto[0] auto[1] 1201314 1 T38 83 T39 58 T40 47
auto[1] auto[0] 1827333 1 T38 50 T39 101 T40 64
auto[1] auto[1] 1180911 1 T38 58 T39 69 T40 42


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3460812 1 T38 120 T39 158 T40 90
auto[1] 3013148 1 T38 128 T39 162 T40 110



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4093914 1 T38 124 T39 145 T40 97
auto[1] 2380046 1 T38 124 T39 175 T40 103



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2263706 1 T38 64 T39 71 T40 46
auto[0] auto[1] 1197106 1 T38 56 T39 87 T40 44
auto[1] auto[0] 1830208 1 T38 60 T39 74 T40 51
auto[1] auto[1] 1182940 1 T38 68 T39 88 T40 59


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3456900 1 T38 110 T39 166 T40 104
auto[1] 3017060 1 T38 138 T39 154 T40 96



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4095496 1 T38 141 T39 172 T40 114
auto[1] 2378464 1 T38 107 T39 148 T40 86



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2259647 1 T38 64 T39 95 T40 56
auto[0] auto[1] 1197253 1 T38 46 T39 71 T40 48
auto[1] auto[0] 1835849 1 T38 77 T39 77 T40 58
auto[1] auto[1] 1181211 1 T38 61 T39 77 T40 38


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3458790 1 T38 112 T39 174 T40 106
auto[1] 3015170 1 T38 136 T39 146 T40 94



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4093264 1 T38 113 T39 146 T40 107
auto[1] 2380696 1 T38 135 T39 174 T40 93



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2261888 1 T38 52 T39 73 T40 60
auto[0] auto[1] 1196902 1 T38 60 T39 101 T40 46
auto[1] auto[0] 1831376 1 T38 61 T39 73 T40 47
auto[1] auto[1] 1183794 1 T38 75 T39 73 T40 47


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3463589 1 T38 128 T39 150 T40 114
auto[1] 3010371 1 T38 120 T39 170 T40 86



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4088021 1 T38 104 T39 185 T40 95
auto[1] 2385939 1 T38 144 T39 135 T40 105



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2260418 1 T38 49 T39 96 T40 49
auto[0] auto[1] 1203171 1 T38 79 T39 54 T40 65
auto[1] auto[0] 1827603 1 T38 55 T39 89 T40 46
auto[1] auto[1] 1182768 1 T38 65 T39 81 T40 40


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3456077 1 T38 116 T39 186 T40 90
auto[1] 3017883 1 T38 132 T39 134 T40 110



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4093476 1 T38 146 T39 170 T40 87
auto[1] 2380484 1 T38 102 T39 150 T40 113



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2259631 1 T38 69 T39 107 T40 40
auto[0] auto[1] 1196446 1 T38 47 T39 79 T40 50
auto[1] auto[0] 1833845 1 T38 77 T39 63 T40 47
auto[1] auto[1] 1184038 1 T38 55 T39 71 T40 63


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3462968 1 T38 114 T39 150 T40 98
auto[1] 3010992 1 T38 134 T39 170 T40 102



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4086245 1 T38 137 T39 151 T40 94
auto[1] 2387715 1 T38 111 T39 169 T40 106



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2260417 1 T38 63 T39 67 T40 50
auto[0] auto[1] 1202551 1 T38 51 T39 83 T40 48
auto[1] auto[0] 1825828 1 T38 74 T39 84 T40 44
auto[1] auto[1] 1185164 1 T38 60 T39 86 T40 58


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3456783 1 T38 126 T39 156 T40 96
auto[1] 3017177 1 T38 122 T39 164 T40 104



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4079244 1 T38 116 T39 173 T40 108
auto[1] 2394716 1 T38 132 T39 147 T40 92



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2251678 1 T38 55 T39 80 T40 50
auto[0] auto[1] 1205105 1 T38 71 T39 76 T40 46
auto[1] auto[0] 1827566 1 T38 61 T39 93 T40 58
auto[1] auto[1] 1189611 1 T38 61 T39 71 T40 46


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3456676 1 T38 120 T39 174 T40 110
auto[1] 3017284 1 T38 128 T39 146 T40 90



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4093311 1 T38 127 T39 165 T40 101
auto[1] 2380649 1 T38 121 T39 155 T40 99



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2258703 1 T38 62 T39 89 T40 59
auto[0] auto[1] 1197973 1 T38 58 T39 85 T40 51
auto[1] auto[0] 1834608 1 T38 65 T39 76 T40 42
auto[1] auto[1] 1182676 1 T38 63 T39 70 T40 48


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3461725 1 T38 120 T39 154 T40 108
auto[1] 3012235 1 T38 128 T39 166 T40 92



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4090105 1 T38 124 T39 163 T40 98
auto[1] 2383855 1 T38 124 T39 157 T40 102



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 2259226 1 T38 60 T39 81 T40 46
auto[0] auto[1] 1202499 1 T38 60 T39 73 T40 62
auto[1] auto[0] 1830879 1 T38 64 T39 82 T40 52
auto[1] auto[1] 1181356 1 T38 64 T39 84 T40 40

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%