Group : cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/cover_reg_top/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv



Summary for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 36 0 36 100.00
Crosses 128 0 128 100.00


Variables for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 32 0 32 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_cg_cc 128 0 128 100.00 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 32 0 32 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 17769182 1 T25 30 T26 12 T27 12
all_values[1] 17769182 1 T25 30 T26 12 T27 12
all_values[2] 17769182 1 T25 30 T26 12 T27 12
all_values[3] 17769182 1 T25 30 T26 12 T27 12
all_values[4] 17769182 1 T25 30 T26 12 T27 12
all_values[5] 17769182 1 T25 30 T26 12 T27 12
all_values[6] 17769182 1 T25 30 T26 12 T27 12
all_values[7] 17769182 1 T25 30 T26 12 T27 12
all_values[8] 17769182 1 T25 30 T26 12 T27 12
all_values[9] 17769182 1 T25 30 T26 12 T27 12
all_values[10] 17769182 1 T25 30 T26 12 T27 12
all_values[11] 17769182 1 T25 30 T26 12 T27 12
all_values[12] 17769182 1 T25 30 T26 12 T27 12
all_values[13] 17769182 1 T25 30 T26 12 T27 12
all_values[14] 17769182 1 T25 30 T26 12 T27 12
all_values[15] 17769182 1 T25 30 T26 12 T27 12
all_values[16] 17769182 1 T25 30 T26 12 T27 12
all_values[17] 17769182 1 T25 30 T26 12 T27 12
all_values[18] 17769182 1 T25 30 T26 12 T27 12
all_values[19] 17769182 1 T25 30 T26 12 T27 12
all_values[20] 17769182 1 T25 30 T26 12 T27 12
all_values[21] 17769182 1 T25 30 T26 12 T27 12
all_values[22] 17769182 1 T25 30 T26 12 T27 12
all_values[23] 17769182 1 T25 30 T26 12 T27 12
all_values[24] 17769182 1 T25 30 T26 12 T27 12
all_values[25] 17769182 1 T25 30 T26 12 T27 12
all_values[26] 17769182 1 T25 30 T26 12 T27 12
all_values[27] 17769182 1 T25 30 T26 12 T27 12
all_values[28] 17769182 1 T25 30 T26 12 T27 12
all_values[29] 17769182 1 T25 30 T26 12 T27 12
all_values[30] 17769182 1 T25 30 T26 12 T27 12
all_values[31] 17769182 1 T25 30 T26 12 T27 12



Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 321340217 1 T25 453 T26 276 T27 173
auto[1] 247273607 1 T25 507 T26 108 T27 211



Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 119495857 1 T25 513 T26 188 T27 249
auto[1] 449117967 1 T25 447 T26 196 T27 135



Summary for Cross intr_cg_cc

Samples crossed: cp_intr cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 128 0 128 100.00


Automatically Generated Cross Bins for intr_cg_cc

Bins
cp_intrcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] 3034204 1 T25 9 T26 2 T27 6
all_values[0] auto[0] auto[1] 7027655 1 T25 12 T26 4 T28 2
all_values[0] auto[1] auto[0] 708459 1 T25 3 T26 6 T27 4
all_values[0] auto[1] auto[1] 6998864 1 T25 6 T27 2 T29 9
all_values[1] auto[0] auto[0] 3022131 1 T25 7 T26 8 T27 1
all_values[1] auto[0] auto[1] 7031500 1 T25 7 T26 4 T29 7
all_values[1] auto[1] auto[0] 707045 1 T25 12 T27 5 T28 8
all_values[1] auto[1] auto[1] 7008506 1 T25 4 T27 6 T28 3
all_values[2] auto[0] auto[0] 3027864 1 T25 11 T26 2 T27 2
all_values[2] auto[0] auto[1] 7005342 1 T25 6 T26 4 T27 4
all_values[2] auto[1] auto[0] 708554 1 T25 4 T27 2 T28 4
all_values[2] auto[1] auto[1] 7027422 1 T25 9 T26 6 T27 4
all_values[3] auto[0] auto[0] 3022855 1 T25 8 T26 2 T27 1
all_values[3] auto[0] auto[1] 6969791 1 T25 6 T26 4 T29 10
all_values[3] auto[1] auto[0] 715763 1 T25 6 T27 11 T28 4
all_values[3] auto[1] auto[1] 7060773 1 T25 10 T26 6 T28 7
all_values[4] auto[0] auto[0] 3023345 1 T25 3 T26 4 T27 5
all_values[4] auto[0] auto[1] 7004981 1 T25 9 T26 2 T27 6
all_values[4] auto[1] auto[0] 707274 1 T25 1 T28 2 T29 2
all_values[4] auto[1] auto[1] 7033582 1 T25 17 T26 6 T27 1
all_values[5] auto[0] auto[0] 3022916 1 T25 8 T26 2 T27 2
all_values[5] auto[0] auto[1] 7025596 1 T25 2 T26 4 T27 5
all_values[5] auto[1] auto[0] 703195 1 T25 6 T26 3 T27 2
all_values[5] auto[1] auto[1] 7017475 1 T25 14 T26 3 T27 3
all_values[6] auto[0] auto[0] 3022714 1 T25 5 T26 3 T27 1
all_values[6] auto[0] auto[1] 7003403 1 T25 6 T26 9 T27 1
all_values[6] auto[1] auto[0] 708586 1 T25 7 T27 4 T28 11
all_values[6] auto[1] auto[1] 7034479 1 T25 12 T27 6 T29 5
all_values[7] auto[0] auto[0] 3025283 1 T25 5 T26 12 T27 5
all_values[7] auto[0] auto[1] 7010518 1 T25 1 T27 1 T28 4
all_values[7] auto[1] auto[0] 707072 1 T25 15 T27 1 T28 1
all_values[7] auto[1] auto[1] 7026309 1 T25 9 T27 5 T28 2
all_values[8] auto[0] auto[0] 3025995 1 T25 9 T26 2 T27 4
all_values[8] auto[0] auto[1] 7012084 1 T26 4 T27 3 T28 5
all_values[8] auto[1] auto[0] 707778 1 T25 21 T27 2 T29 5
all_values[8] auto[1] auto[1] 7023325 1 T26 6 T27 3 T28 3
all_values[9] auto[0] auto[0] 3018688 1 T25 14 T26 2 T27 12
all_values[9] auto[0] auto[1] 6992907 1 T25 13 T26 4 T28 2
all_values[9] auto[1] auto[0] 706733 1 T25 1 T28 3 T29 6
all_values[9] auto[1] auto[1] 7050854 1 T25 2 T26 6 T28 5
all_values[10] auto[0] auto[0] 3027115 1 T25 8 T26 2 T27 4
all_values[10] auto[0] auto[1] 6960046 1 T25 7 T26 4 T27 7
all_values[10] auto[1] auto[0] 715476 1 T25 11 T26 1 T28 3
all_values[10] auto[1] auto[1] 7066545 1 T25 4 T26 5 T27 1
all_values[11] auto[0] auto[0] 3021480 1 T25 3 T26 2 T27 1
all_values[11] auto[0] auto[1] 7027605 1 T25 9 T26 4 T29 14
all_values[11] auto[1] auto[0] 713247 1 T25 7 T26 6 T27 3
all_values[11] auto[1] auto[1] 7006850 1 T25 11 T27 8 T28 6
all_values[12] auto[0] auto[0] 3027136 1 T25 5 T26 8 T27 6
all_values[12] auto[0] auto[1] 6979577 1 T25 11 T26 4 T28 3
all_values[12] auto[1] auto[0] 719376 1 T25 5 T27 6 T28 5
all_values[12] auto[1] auto[1] 7043093 1 T25 9 T28 1 T29 14
all_values[13] auto[0] auto[0] 3024528 1 T25 10 T26 8 T27 1
all_values[13] auto[0] auto[1] 6996769 1 T25 6 T26 4 T28 2
all_values[13] auto[1] auto[0] 713044 1 T25 7 T27 6 T28 7
all_values[13] auto[1] auto[1] 7034841 1 T25 7 T27 5 T28 1
all_values[14] auto[0] auto[0] 3022433 1 T25 11 T26 4 T27 1
all_values[14] auto[0] auto[1] 7041845 1 T25 6 T26 2 T27 1
all_values[14] auto[1] auto[0] 711657 1 T25 4 T26 6 T27 2
all_values[14] auto[1] auto[1] 6993247 1 T25 9 T27 8 T28 6
all_values[15] auto[0] auto[0] 3015176 1 T25 6 T26 3 T27 5
all_values[15] auto[0] auto[1] 7026758 1 T25 5 T26 3 T27 1
all_values[15] auto[1] auto[0] 700792 1 T25 9 T26 6 T27 3
all_values[15] auto[1] auto[1] 7026456 1 T25 10 T27 3 T28 1
all_values[16] auto[0] auto[0] 3022041 1 T25 7 T26 2 T27 2
all_values[16] auto[0] auto[1] 7029376 1 T25 14 T26 4 T27 4
all_values[16] auto[1] auto[0] 706185 1 T25 3 T27 4 T28 3
all_values[16] auto[1] auto[1] 7011580 1 T25 6 T26 6 T27 2
all_values[17] auto[0] auto[0] 3032609 1 T25 17 T26 2 T27 5
all_values[17] auto[0] auto[1] 6982762 1 T25 4 T26 4 T27 2
all_values[17] auto[1] auto[0] 706080 1 T25 8 T26 6 T27 5
all_values[17] auto[1] auto[1] 7047731 1 T25 1 T28 3 T29 9
all_values[18] auto[0] auto[0] 3029694 1 T25 9 T26 10 T27 1
all_values[18] auto[0] auto[1] 7018810 1 T25 2 T26 2 T28 3
all_values[18] auto[1] auto[0] 709175 1 T25 9 T27 7 T28 3
all_values[18] auto[1] auto[1] 7011503 1 T25 10 T27 4 T28 5
all_values[19] auto[0] auto[0] 3016659 1 T25 10 T26 6 T27 2
all_values[19] auto[0] auto[1] 7063491 1 T25 8 T26 6 T29 10
all_values[19] auto[1] auto[0] 711759 1 T25 7 T27 9 T28 6
all_values[19] auto[1] auto[1] 6977273 1 T25 5 T27 1 T29 5
all_values[20] auto[0] auto[0] 3019147 1 T25 2 T26 8 T27 5
all_values[20] auto[0] auto[1] 6992669 1 T25 5 T26 4 T27 2
all_values[20] auto[1] auto[0] 721808 1 T25 6 T27 5 T28 3
all_values[20] auto[1] auto[1] 7035558 1 T25 17 T28 5 T29 2
all_values[21] auto[0] auto[0] 3023743 1 T25 6 T26 2 T27 2
all_values[21] auto[0] auto[1] 7047341 1 T25 6 T26 10 T28 3
all_values[21] auto[1] auto[0] 717034 1 T25 13 T27 8 T28 4
all_values[21] auto[1] auto[1] 6981064 1 T25 5 T27 2 T28 1
all_values[22] auto[0] auto[0] 3025014 1 T25 4 T26 2 T27 3
all_values[22] auto[0] auto[1] 7013908 1 T25 11 T26 4 T27 8
all_values[22] auto[1] auto[0] 711487 1 T25 8 T28 3 T29 8
all_values[22] auto[1] auto[1] 7018773 1 T25 7 T26 6 T27 1
all_values[23] auto[0] auto[0] 3028126 1 T25 6 T26 2 T27 7
all_values[23] auto[0] auto[1] 7040247 1 T25 3 T26 4 T29 8
all_values[23] auto[1] auto[0] 711186 1 T25 12 T26 6 T27 5
all_values[23] auto[1] auto[1] 6989623 1 T25 9 T28 5 T29 2
all_values[24] auto[0] auto[0] 3022009 1 T25 11 T26 3 T27 1
all_values[24] auto[0] auto[1] 7052377 1 T25 1 T26 3 T27 1
all_values[24] auto[1] auto[0] 704309 1 T25 9 T26 1 T27 5
all_values[24] auto[1] auto[1] 6990487 1 T25 9 T26 5 T27 5
all_values[25] auto[0] auto[0] 3026167 1 T25 6 T26 2 T27 5
all_values[25] auto[0] auto[1] 6987627 1 T25 6 T26 10 T27 1
all_values[25] auto[1] auto[0] 710097 1 T25 5 T27 4 T28 4
all_values[25] auto[1] auto[1] 7045291 1 T25 13 T27 2 T28 1
all_values[26] auto[0] auto[0] 3018217 1 T25 8 T26 8 T27 5
all_values[26] auto[0] auto[1] 7034124 1 T25 13 T26 4 T27 2
all_values[26] auto[1] auto[0] 707233 1 T25 4 T27 4 T28 5
all_values[26] auto[1] auto[1] 7009608 1 T25 5 T27 1 T28 3
all_values[27] auto[0] auto[0] 3034138 1 T25 7 T26 6 T27 11
all_values[27] auto[0] auto[1] 7021245 1 T25 4 T26 6 T27 1
all_values[27] auto[1] auto[0] 703232 1 T25 11 T28 1 T29 9
all_values[27] auto[1] auto[1] 7010567 1 T25 8 T28 2 T29 3
all_values[28] auto[0] auto[0] 3029134 1 T25 6 T26 8 T27 2
all_values[28] auto[0] auto[1] 7027674 1 T25 4 T26 4 T29 5
all_values[28] auto[1] auto[0] 706156 1 T25 13 T27 10 T28 5
all_values[28] auto[1] auto[1] 7006218 1 T25 7 T28 6 T29 9
all_values[29] auto[0] auto[0] 3028480 1 T25 16 T26 2 T27 1
all_values[29] auto[0] auto[1] 7019458 1 T25 2 T26 4 T27 1
all_values[29] auto[1] auto[0] 708726 1 T25 6 T27 6 T28 5
all_values[29] auto[1] auto[1] 7012518 1 T25 6 T26 6 T27 4
all_values[30] auto[0] auto[0] 3021374 1 T25 13 T26 6 T27 3
all_values[30] auto[0] auto[1] 7078133 1 T25 2 T27 4 T28 5
all_values[30] auto[1] auto[0] 707613 1 T25 13 T27 4 T29 8
all_values[30] auto[1] auto[1] 6962062 1 T25 2 T26 6 T27 1
all_values[31] auto[0] auto[0] 3023453 1 T25 8 T26 12 T27 6
all_values[31] auto[0] auto[1] 7030730 1 T25 4 T29 8 T30 1
all_values[31] auto[1] auto[0] 715858 1 T25 9 T27 4 T28 3
all_values[31] auto[1] auto[1] 6999141 1 T25 9 T27 2 T28 3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%