Group : cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv



Summary for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 36 0 36 100.00
Crosses 128 0 128 100.00


Variables for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 32 0 32 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_cg_cc 128 0 128 100.00 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 32 0 32 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 13744523 1 T30 246821 T31 276 T32 268
all_values[1] 13744523 1 T30 246821 T31 276 T32 268
all_values[2] 13744523 1 T30 246821 T31 276 T32 268
all_values[3] 13744523 1 T30 246821 T31 276 T32 268
all_values[4] 13744523 1 T30 246821 T31 276 T32 268
all_values[5] 13744523 1 T30 246821 T31 276 T32 268
all_values[6] 13744523 1 T30 246821 T31 276 T32 268
all_values[7] 13744523 1 T30 246821 T31 276 T32 268
all_values[8] 13744523 1 T30 246821 T31 276 T32 268
all_values[9] 13744523 1 T30 246821 T31 276 T32 268
all_values[10] 13744523 1 T30 246821 T31 276 T32 268
all_values[11] 13744523 1 T30 246821 T31 276 T32 268
all_values[12] 13744523 1 T30 246821 T31 276 T32 268
all_values[13] 13744523 1 T30 246821 T31 276 T32 268
all_values[14] 13744523 1 T30 246821 T31 276 T32 268
all_values[15] 13744523 1 T30 246821 T31 276 T32 268
all_values[16] 13744523 1 T30 246821 T31 276 T32 268
all_values[17] 13744523 1 T30 246821 T31 276 T32 268
all_values[18] 13744523 1 T30 246821 T31 276 T32 268
all_values[19] 13744523 1 T30 246821 T31 276 T32 268
all_values[20] 13744523 1 T30 246821 T31 276 T32 268
all_values[21] 13744523 1 T30 246821 T31 276 T32 268
all_values[22] 13744523 1 T30 246821 T31 276 T32 268
all_values[23] 13744523 1 T30 246821 T31 276 T32 268
all_values[24] 13744523 1 T30 246821 T31 276 T32 268
all_values[25] 13744523 1 T30 246821 T31 276 T32 268
all_values[26] 13744523 1 T30 246821 T31 276 T32 268
all_values[27] 13744523 1 T30 246821 T31 276 T32 268
all_values[28] 13744523 1 T30 246821 T31 276 T32 268
all_values[29] 13744523 1 T30 246821 T31 276 T32 268
all_values[30] 13744523 1 T30 246821 T31 276 T32 268
all_values[31] 13744523 1 T30 246821 T31 276 T32 268



Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 253024751 1 T30 395648 T31 8832 T32 8576
auto[1] 186799985 1 T30 394179 T33 38224 T20 309



Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 101052760 1 T30 767022 T31 8832 T32 8576
auto[1] 338771976 1 T30 713125 T33 71700 T20 794



Summary for Cross intr_cg_cc

Samples crossed: cp_intr cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 128 0 128 100.00


Automatically Generated Cross Bins for intr_cg_cc

Bins
cp_intrcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] 2615647 1 T30 11657 T31 276 T32 268
all_values[0] auto[0] auto[1] 5309575 1 T30 103935 T33 1065 T20 16
all_values[0] auto[1] auto[0] 543461 1 T30 11173 T33 100 T20 5
all_values[0] auto[1] auto[1] 5275840 1 T30 120056 T33 1191 T20 6
all_values[1] auto[0] auto[0] 2604325 1 T30 11189 T31 276 T32 268
all_values[1] auto[0] auto[1] 5323621 1 T30 113356 T33 1092 T20 27
all_values[1] auto[1] auto[0] 549745 1 T30 11479 T33 108 T20 5
all_values[1] auto[1] auto[1] 5266832 1 T30 110797 T33 1121 T20 3
all_values[2] auto[0] auto[0] 2613774 1 T30 12666 T31 276 T32 268
all_values[2] auto[0] auto[1] 5287554 1 T30 110342 T33 1095 T20 17
all_values[2] auto[1] auto[0] 558988 1 T30 13318 T33 136 T20 4
all_values[2] auto[1] auto[1] 5284207 1 T30 110495 T33 1070 T20 5
all_values[3] auto[0] auto[0] 2609870 1 T30 11172 T31 276 T32 268
all_values[3] auto[0] auto[1] 5340130 1 T30 113238 T33 1195 T20 25
all_values[3] auto[1] auto[0] 545194 1 T30 12425 T33 62 T20 7
all_values[3] auto[1] auto[1] 5249329 1 T30 109986 T33 1073 T20 1
all_values[4] auto[0] auto[0] 2608784 1 T30 12180 T31 276 T32 268
all_values[4] auto[0] auto[1] 5288065 1 T30 109708 T33 1311 T20 22
all_values[4] auto[1] auto[0] 546784 1 T30 12253 T33 76 T20 4
all_values[4] auto[1] auto[1] 5300890 1 T30 112680 T33 906 T20 4
all_values[5] auto[0] auto[0] 2614868 1 T30 12177 T31 276 T32 268
all_values[5] auto[0] auto[1] 5290958 1 T30 114728 T33 1163 T20 27
all_values[5] auto[1] auto[0] 550058 1 T30 11533 T33 83 T20 2
all_values[5] auto[1] auto[1] 5288639 1 T30 108383 T33 1156 T20 1
all_values[6] auto[0] auto[0] 2602801 1 T30 13464 T31 276 T32 268
all_values[6] auto[0] auto[1] 5277530 1 T30 110117 T33 1082 T20 30
all_values[6] auto[1] auto[0] 542833 1 T30 11243 T33 77 T20 4
all_values[6] auto[1] auto[1] 5321359 1 T30 111997 T33 1207 T20 4
all_values[7] auto[0] auto[0] 2604566 1 T30 13118 T31 276 T32 268
all_values[7] auto[0] auto[1] 5286950 1 T30 113936 T33 1063 T20 13
all_values[7] auto[1] auto[0] 541780 1 T30 11407 T33 88 T20 15
all_values[7] auto[1] auto[1] 5311227 1 T30 108360 T33 1145 T20 8
all_values[8] auto[0] auto[0] 2606170 1 T30 11801 T31 276 T32 268
all_values[8] auto[0] auto[1] 5301595 1 T30 117165 T33 1112 T20 13
all_values[8] auto[1] auto[0] 550030 1 T30 11448 T33 112 T20 15
all_values[8] auto[1] auto[1] 5286728 1 T30 106407 T33 1150 T20 2
all_values[9] auto[0] auto[0] 2622655 1 T30 11161 T31 276 T32 268
all_values[9] auto[0] auto[1] 5316624 1 T30 114340 T33 1110 T20 21
all_values[9] auto[1] auto[0] 551943 1 T30 11165 T33 46 T20 8
all_values[9] auto[1] auto[1] 5253301 1 T30 110155 T33 1244 T20 6
all_values[10] auto[0] auto[0] 2601613 1 T30 12313 T31 276 T32 268
all_values[10] auto[0] auto[1] 5310471 1 T30 111813 T33 834 T20 33
all_values[10] auto[1] auto[0] 540527 1 T30 12208 T33 92 T20 6
all_values[10] auto[1] auto[1] 5291912 1 T30 110487 T33 1460 T25 485
all_values[11] auto[0] auto[0] 2609419 1 T30 11792 T31 276 T32 268
all_values[11] auto[0] auto[1] 5325656 1 T30 116238 T33 1390 T20 26
all_values[11] auto[1] auto[0] 549656 1 T30 13409 T33 86 T20 5
all_values[11] auto[1] auto[1] 5259792 1 T30 105382 T33 815 T20 9
all_values[12] auto[0] auto[0] 2607919 1 T30 12496 T31 276 T32 268
all_values[12] auto[0] auto[1] 5270948 1 T30 111814 T33 1107 T20 27
all_values[12] auto[1] auto[0] 547075 1 T30 11223 T33 68 T20 2
all_values[12] auto[1] auto[1] 5318581 1 T30 111288 T33 1221 T20 3
all_values[13] auto[0] auto[0] 2610127 1 T30 11462 T31 276 T32 268
all_values[13] auto[0] auto[1] 5290303 1 T30 112895 T33 1021 T20 17
all_values[13] auto[1] auto[0] 552236 1 T30 11640 T33 117 T20 3
all_values[13] auto[1] auto[1] 5291857 1 T30 110824 T33 1219 T20 5
all_values[14] auto[0] auto[0] 2606454 1 T30 12344 T31 276 T32 268
all_values[14] auto[0] auto[1] 5308393 1 T30 112347 T33 1125 T20 30
all_values[14] auto[1] auto[0] 544919 1 T30 12200 T33 118 T20 6
all_values[14] auto[1] auto[1] 5284757 1 T30 109930 T33 1120 T20 2
all_values[15] auto[0] auto[0] 2598736 1 T30 12400 T31 276 T32 268
all_values[15] auto[0] auto[1] 5312682 1 T30 105046 T33 1099 T20 27
all_values[15] auto[1] auto[0] 551838 1 T30 13016 T33 112 T20 3
all_values[15] auto[1] auto[1] 5281267 1 T30 116359 T33 1180 T20 6
all_values[16] auto[0] auto[0] 2602752 1 T30 12880 T31 276 T32 268
all_values[16] auto[0] auto[1] 5317812 1 T30 110362 T33 1240 T20 20
all_values[16] auto[1] auto[0] 552979 1 T30 11894 T33 93 T20 4
all_values[16] auto[1] auto[1] 5270980 1 T30 111685 T33 1000 T20 1
all_values[17] auto[0] auto[0] 2609043 1 T30 12576 T31 276 T32 268
all_values[17] auto[0] auto[1] 5291062 1 T30 109508 T33 1182 T20 22
all_values[17] auto[1] auto[0] 550040 1 T30 12700 T33 58 T20 3
all_values[17] auto[1] auto[1] 5294378 1 T30 112037 T33 1078 T25 305
all_values[18] auto[0] auto[0] 2601987 1 T30 12414 T31 276 T32 268
all_values[18] auto[0] auto[1] 5299127 1 T30 112895 T33 1133 T20 31
all_values[18] auto[1] auto[0] 547205 1 T30 12297 T33 76 T25 13
all_values[18] auto[1] auto[1] 5296204 1 T30 109215 T33 1155 T25 419
all_values[19] auto[0] auto[0] 2610319 1 T30 12303 T31 276 T32 268
all_values[19] auto[0] auto[1] 5322049 1 T30 111773 T33 979 T20 18
all_values[19] auto[1] auto[0] 550041 1 T30 11879 T33 143 T20 8
all_values[19] auto[1] auto[1] 5262114 1 T30 110866 T33 1151 T20 1
all_values[20] auto[0] auto[0] 2608237 1 T30 10712 T31 276 T32 268
all_values[20] auto[0] auto[1] 5274053 1 T30 114705 T33 1218 T20 19
all_values[20] auto[1] auto[0] 555723 1 T30 12279 T33 96 T20 2
all_values[20] auto[1] auto[1] 5306510 1 T30 109125 T33 1043 T20 13
all_values[21] auto[0] auto[0] 2611133 1 T30 12325 T31 276 T32 268
all_values[21] auto[0] auto[1] 5285720 1 T30 110185 T33 1184 T20 25
all_values[21] auto[1] auto[0] 555313 1 T30 11873 T33 125 T20 5
all_values[21] auto[1] auto[1] 5292357 1 T30 112438 T33 923 T20 1
all_values[22] auto[0] auto[0] 2604374 1 T30 11681 T31 276 T32 268
all_values[22] auto[0] auto[1] 5308959 1 T30 108311 T33 1308 T20 19
all_values[22] auto[1] auto[0] 553800 1 T30 11704 T33 49 T20 8
all_values[22] auto[1] auto[1] 5277390 1 T30 115125 T33 921 T20 10
all_values[23] auto[0] auto[0] 2607360 1 T30 12617 T31 276 T32 268
all_values[23] auto[0] auto[1] 5286138 1 T30 112028 T33 1077 T20 21
all_values[23] auto[1] auto[0] 555544 1 T30 12061 T33 127 T20 4
all_values[23] auto[1] auto[1] 5295481 1 T30 110115 T33 1133 T20 2
all_values[24] auto[0] auto[0] 2609628 1 T30 11440 T31 276 T32 268
all_values[24] auto[0] auto[1] 5308357 1 T30 109157 T33 1172 T20 11
all_values[24] auto[1] auto[0] 538307 1 T30 11159 T33 64 T25 21
all_values[24] auto[1] auto[1] 5288231 1 T30 115065 T33 1043 T25 562
all_values[25] auto[0] auto[0] 2611561 1 T30 12014 T31 276 T32 268
all_values[25] auto[0] auto[1] 5280373 1 T30 112583 T33 1309 T20 20
all_values[25] auto[1] auto[0] 555985 1 T30 11645 T33 91 T20 13
all_values[25] auto[1] auto[1] 5296604 1 T30 110579 T33 867 T20 10
all_values[26] auto[0] auto[0] 2618107 1 T30 11435 T31 276 T32 268
all_values[26] auto[0] auto[1] 5299314 1 T30 113946 T33 1115 T20 20
all_values[26] auto[1] auto[0] 551570 1 T30 11017 T33 86 T20 7
all_values[26] auto[1] auto[1] 5275532 1 T30 110423 T33 1121 T20 2
all_values[27] auto[0] auto[0] 2615880 1 T30 12423 T31 276 T32 268
all_values[27] auto[0] auto[1] 5282947 1 T30 108326 T33 1163 T20 19
all_values[27] auto[1] auto[0] 543819 1 T30 11618 T33 51 T20 5
all_values[27] auto[1] auto[1] 5301877 1 T30 114454 T33 1102 T20 12
all_values[28] auto[0] auto[0] 2604098 1 T30 12778 T31 276 T32 268
all_values[28] auto[0] auto[1] 5292504 1 T30 111050 T33 833 T20 14
all_values[28] auto[1] auto[0] 552078 1 T30 13093 T33 127 T20 11
all_values[28] auto[1] auto[1] 5295843 1 T30 109900 T33 1417 T25 512
all_values[29] auto[0] auto[0] 2605623 1 T30 12129 T31 276 T32 268
all_values[29] auto[0] auto[1] 5287351 1 T30 115417 T33 1196 T20 11
all_values[29] auto[1] auto[0] 548608 1 T30 10651 T33 146 T20 3
all_values[29] auto[1] auto[1] 5302941 1 T30 108624 T33 997 T20 8
all_values[30] auto[0] auto[0] 2610278 1 T30 11309 T31 276 T32 268
all_values[30] auto[0] auto[1] 5282760 1 T30 111678 T33 1374 T20 16
all_values[30] auto[1] auto[0] 553038 1 T30 11469 T33 84 T20 7
all_values[30] auto[1] auto[1] 5298447 1 T30 112365 T33 817 T20 1
all_values[31] auto[0] auto[0] 2603848 1 T30 11262 T31 276 T32 268
all_values[31] auto[0] auto[1] 5293214 1 T30 107849 T33 1105 T20 10
all_values[31] auto[1] auto[0] 549687 1 T30 12853 T33 79 T20 8
all_values[31] auto[1] auto[1] 5297774 1 T30 114857 T33 1202 T20 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%