Group : cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv



Summary for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 36 0 36 100.00
Crosses 128 0 128 100.00


Variables for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 32 0 32 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_cg_cc 128 0 128 100.00 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 32 0 32 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 13176622 1 T22 31 T23 671 T24 206
all_values[1] 13176622 1 T22 31 T23 671 T24 206
all_values[2] 13176622 1 T22 31 T23 671 T24 206
all_values[3] 13176622 1 T22 31 T23 671 T24 206
all_values[4] 13176622 1 T22 31 T23 671 T24 206
all_values[5] 13176622 1 T22 31 T23 671 T24 206
all_values[6] 13176622 1 T22 31 T23 671 T24 206
all_values[7] 13176622 1 T22 31 T23 671 T24 206
all_values[8] 13176622 1 T22 31 T23 671 T24 206
all_values[9] 13176622 1 T22 31 T23 671 T24 206
all_values[10] 13176622 1 T22 31 T23 671 T24 206
all_values[11] 13176622 1 T22 31 T23 671 T24 206
all_values[12] 13176622 1 T22 31 T23 671 T24 206
all_values[13] 13176622 1 T22 31 T23 671 T24 206
all_values[14] 13176622 1 T22 31 T23 671 T24 206
all_values[15] 13176622 1 T22 31 T23 671 T24 206
all_values[16] 13176622 1 T22 31 T23 671 T24 206
all_values[17] 13176622 1 T22 31 T23 671 T24 206
all_values[18] 13176622 1 T22 31 T23 671 T24 206
all_values[19] 13176622 1 T22 31 T23 671 T24 206
all_values[20] 13176622 1 T22 31 T23 671 T24 206
all_values[21] 13176622 1 T22 31 T23 671 T24 206
all_values[22] 13176622 1 T22 31 T23 671 T24 206
all_values[23] 13176622 1 T22 31 T23 671 T24 206
all_values[24] 13176622 1 T22 31 T23 671 T24 206
all_values[25] 13176622 1 T22 31 T23 671 T24 206
all_values[26] 13176622 1 T22 31 T23 671 T24 206
all_values[27] 13176622 1 T22 31 T23 671 T24 206
all_values[28] 13176622 1 T22 31 T23 671 T24 206
all_values[29] 13176622 1 T22 31 T23 671 T24 206
all_values[30] 13176622 1 T22 31 T23 671 T24 206
all_values[31] 13176622 1 T22 31 T23 671 T24 206



Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 240968023 1 T22 992 T23 21472 T24 3877
auto[1] 180683881 1 T24 2715 T25 110854 T1 10471



Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 94746356 1 T22 992 T23 21472 T24 1224
auto[1] 326905548 1 T24 5368 T25 200691 T1 18479



Summary for Cross intr_cg_cc

Samples crossed: cp_intr cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 128 0 128 100.00


Automatically Generated Cross Bins for intr_cg_cc

Bins
cp_intrcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] 2417534 1 T22 31 T23 671 T24 15
all_values[0] auto[0] auto[1] 5127195 1 T24 98 T25 318653 T1 265
all_values[0] auto[1] auto[0] 545323 1 T24 11 T25 32358 T1 60
all_values[0] auto[1] auto[1] 5086570 1 T24 82 T25 309632 T1 285
all_values[1] auto[0] auto[0] 2423616 1 T22 31 T23 671 T24 21
all_values[1] auto[0] auto[1] 5086958 1 T24 100 T25 320310 T1 215
all_values[1] auto[1] auto[0] 549694 1 T24 8 T25 33840 T1 42
all_values[1] auto[1] auto[1] 5116354 1 T24 77 T25 305436 T1 337
all_values[2] auto[0] auto[0] 2424198 1 T22 31 T23 671 T24 29
all_values[2] auto[0] auto[1] 5108909 1 T24 115 T25 308533 T1 331
all_values[2] auto[1] auto[0] 544708 1 T24 16 T25 31087 T1 53
all_values[2] auto[1] auto[1] 5098807 1 T24 46 T25 320642 T1 198
all_values[3] auto[0] auto[0] 2419083 1 T22 31 T23 671 T24 9
all_values[3] auto[0] auto[1] 5155081 1 T24 98 T25 313862 T1 370
all_values[3] auto[1] auto[0] 544554 1 T24 37 T25 30912 T1 17
all_values[3] auto[1] auto[1] 5057904 1 T24 62 T25 314893 T1 205
all_values[4] auto[0] auto[0] 2415175 1 T22 31 T23 671 T24 26
all_values[4] auto[0] auto[1] 5125199 1 T24 108 T25 324123 T1 382
all_values[4] auto[1] auto[0] 545413 1 T24 8 T25 33186 T1 39
all_values[4] auto[1] auto[1] 5090835 1 T24 64 T25 301357 T1 197
all_values[5] auto[0] auto[0] 2414503 1 T22 31 T23 671 T24 43
all_values[5] auto[0] auto[1] 5154561 1 T24 84 T25 322868 T1 362
all_values[5] auto[1] auto[0] 544708 1 T24 13 T25 30883 T1 35
all_values[5] auto[1] auto[1] 5062850 1 T24 66 T25 305191 T1 181
all_values[6] auto[0] auto[0] 2407804 1 T22 31 T23 671 T24 23
all_values[6] auto[0] auto[1] 5161859 1 T24 105 T25 314230 T1 317
all_values[6] auto[1] auto[0] 541668 1 T24 16 T25 32182 T1 47
all_values[6] auto[1] auto[1] 5065291 1 T24 62 T25 311687 T1 262
all_values[7] auto[0] auto[0] 2414875 1 T22 31 T23 671 T24 30
all_values[7] auto[0] auto[1] 5122524 1 T24 104 T25 309653 T1 243
all_values[7] auto[1] auto[0] 541569 1 T24 8 T25 32964 T1 16
all_values[7] auto[1] auto[1] 5097654 1 T24 64 T25 314283 T1 377
all_values[8] auto[0] auto[0] 2415111 1 T22 31 T23 671 T24 23
all_values[8] auto[0] auto[1] 5119110 1 T24 74 T25 304041 T1 270
all_values[8] auto[1] auto[0] 539722 1 T24 5 T25 31794 T1 67
all_values[8] auto[1] auto[1] 5102679 1 T24 104 T25 324679 T1 268
all_values[9] auto[0] auto[0] 2408770 1 T22 31 T23 671 T24 23
all_values[9] auto[0] auto[1] 5080745 1 T24 79 T25 313107 T1 192
all_values[9] auto[1] auto[0] 553251 1 T24 12 T25 33925 T1 60
all_values[9] auto[1] auto[1] 5133856 1 T24 92 T25 312933 T1 360
all_values[10] auto[0] auto[0] 2419503 1 T22 31 T23 671 T24 13
all_values[10] auto[0] auto[1] 5153355 1 T24 87 T25 315048 T1 292
all_values[10] auto[1] auto[0] 546012 1 T24 15 T25 32180 T1 42
all_values[10] auto[1] auto[1] 5057752 1 T24 91 T25 312805 T1 310
all_values[11] auto[0] auto[0] 2414081 1 T22 31 T23 671 T24 19
all_values[11] auto[0] auto[1] 5116934 1 T24 125 T25 325493 T1 253
all_values[11] auto[1] auto[0] 546228 1 T24 5 T25 32319 T1 56
all_values[11] auto[1] auto[1] 5099379 1 T24 57 T25 302046 T1 308
all_values[12] auto[0] auto[0] 2414080 1 T22 31 T23 671 T24 12
all_values[12] auto[0] auto[1] 5073273 1 T24 103 T25 322341 T1 310
all_values[12] auto[1] auto[0] 547002 1 T24 6 T25 32028 T1 39
all_values[12] auto[1] auto[1] 5142267 1 T24 85 T25 305725 T1 289
all_values[13] auto[0] auto[0] 2414503 1 T22 31 T23 671 T24 33
all_values[13] auto[0] auto[1] 5106208 1 T24 116 T25 314041 T1 380
all_values[13] auto[1] auto[0] 549809 1 T24 5 T25 30942 T1 17
all_values[13] auto[1] auto[1] 5106102 1 T24 52 T25 314611 T1 212
all_values[14] auto[0] auto[0] 2422047 1 T22 31 T23 671 T24 17
all_values[14] auto[0] auto[1] 5134107 1 T24 100 T25 314159 T1 208
all_values[14] auto[1] auto[0] 541526 1 T24 3 T25 34431 T1 37
all_values[14] auto[1] auto[1] 5078942 1 T24 86 T25 312348 T1 390
all_values[15] auto[0] auto[0] 2410733 1 T22 31 T23 671 T24 24
all_values[15] auto[0] auto[1] 5084417 1 T24 70 T25 301955 T1 223
all_values[15] auto[1] auto[0] 551904 1 T24 32 T25 32317 T1 100
all_values[15] auto[1] auto[1] 5129568 1 T24 80 T25 327235 T1 293
all_values[16] auto[0] auto[0] 2422544 1 T22 31 T23 671 T24 43
all_values[16] auto[0] auto[1] 5127474 1 T24 64 T25 308490 T1 309
all_values[16] auto[1] auto[0] 546896 1 T24 25 T25 32930 T1 23
all_values[16] auto[1] auto[1] 5079708 1 T24 74 T25 319932 T1 319
all_values[17] auto[0] auto[0] 2417639 1 T22 31 T23 671 T24 18
all_values[17] auto[0] auto[1] 5079247 1 T24 83 T25 305394 T1 301
all_values[17] auto[1] auto[0] 543604 1 T24 18 T25 32849 T1 33
all_values[17] auto[1] auto[1] 5136132 1 T24 87 T25 321161 T1 287
all_values[18] auto[0] auto[0] 2418497 1 T22 31 T23 671 T24 47
all_values[18] auto[0] auto[1] 5106805 1 T24 94 T25 315017 T1 261
all_values[18] auto[1] auto[0] 542158 1 T24 20 T25 31970 T1 29
all_values[18] auto[1] auto[1] 5109162 1 T24 45 T25 312649 T1 330
all_values[19] auto[0] auto[0] 2408301 1 T22 31 T23 671 T24 30
all_values[19] auto[0] auto[1] 5142232 1 T24 131 T25 317506 T1 287
all_values[19] auto[1] auto[0] 541811 1 T24 3 T25 32896 T1 50
all_values[19] auto[1] auto[1] 5084278 1 T24 42 T25 311315 T1 263
all_values[20] auto[0] auto[0] 2418234 1 T22 31 T23 671 T24 17
all_values[20] auto[0] auto[1] 5092893 1 T24 82 T25 320584 T1 310
all_values[20] auto[1] auto[0] 537857 1 T24 38 T25 31696 T1 7
all_values[20] auto[1] auto[1] 5127638 1 T24 69 T25 306574 T1 297
all_values[21] auto[0] auto[0] 2412623 1 T22 31 T23 671 T24 21
all_values[21] auto[0] auto[1] 5133293 1 T24 117 T25 306032 T1 297
all_values[21] auto[1] auto[0] 545327 1 T24 15 T25 34709 T1 40
all_values[21] auto[1] auto[1] 5085379 1 T24 53 T25 320551 T1 299
all_values[22] auto[0] auto[0] 2409184 1 T22 31 T23 671 T24 16
all_values[22] auto[0] auto[1] 5111701 1 T24 61 T25 306036 T1 304
all_values[22] auto[1] auto[0] 542026 1 T24 17 T25 33111 T1 30
all_values[22] auto[1] auto[1] 5113711 1 T24 112 T25 321819 T1 245
all_values[23] auto[0] auto[0] 2412849 1 T22 31 T23 671 T24 32
all_values[23] auto[0] auto[1] 5099082 1 T24 100 T25 309849 T1 338
all_values[23] auto[1] auto[0] 546418 1 T24 8 T25 32953 T1 17
all_values[23] auto[1] auto[1] 5118273 1 T24 66 T25 317973 T1 294
all_values[24] auto[0] auto[0] 2406293 1 T22 31 T23 671 T24 37
all_values[24] auto[0] auto[1] 5097546 1 T24 134 T25 304978 T1 233
all_values[24] auto[1] auto[0] 555582 1 T25 34052 T1 67 T14 2
all_values[24] auto[1] auto[1] 5117201 1 T24 35 T25 322661 T1 319
all_values[25] auto[0] auto[0] 2413533 1 T22 31 T23 671 T24 28
all_values[25] auto[0] auto[1] 5116194 1 T24 92 T25 317799 T1 242
all_values[25] auto[1] auto[0] 548567 1 T24 19 T25 34172 T1 65
all_values[25] auto[1] auto[1] 5098328 1 T24 67 T25 307759 T1 333
all_values[26] auto[0] auto[0] 2415786 1 T22 31 T23 671 T24 32
all_values[26] auto[0] auto[1] 5118209 1 T24 62 T25 312676 T1 259
all_values[26] auto[1] auto[0] 551265 1 T24 28 T25 33397 T1 17
all_values[26] auto[1] auto[1] 5091362 1 T24 84 T25 311939 T1 362
all_values[27] auto[0] auto[0] 2411641 1 T22 31 T23 671 T24 38
all_values[27] auto[0] auto[1] 5107872 1 T24 114 T25 322401 T1 267
all_values[27] auto[1] auto[0] 549157 1 T24 13 T25 33699 T1 58
all_values[27] auto[1] auto[1] 5107952 1 T24 41 T25 304593 T1 308
all_values[28] auto[0] auto[0] 2418738 1 T22 31 T23 671 T24 25
all_values[28] auto[0] auto[1] 5132681 1 T24 109 T25 311361 T1 299
all_values[28] auto[1] auto[0] 544704 1 T24 2 T25 33021 T1 18
all_values[28] auto[1] auto[1] 5080499 1 T24 70 T25 315018 T1 271
all_values[29] auto[0] auto[0] 2412274 1 T22 31 T23 671 T24 9
all_values[29] auto[0] auto[1] 5085991 1 T24 111 T25 308424 T1 321
all_values[29] auto[1] auto[0] 545249 1 T24 1 T25 31327 T1 41
all_values[29] auto[1] auto[1] 5133108 1 T24 85 T25 318896 T1 276
all_values[30] auto[0] auto[0] 2415610 1 T22 31 T23 671 T24 16
all_values[30] auto[0] auto[1] 5100480 1 T24 79 T25 308695 T1 297
all_values[30] auto[1] auto[0] 539448 1 T24 26 T25 32573 T1 14
all_values[30] auto[1] auto[1] 5121084 1 T24 85 T25 320488 T1 290
all_values[31] auto[0] auto[0] 2419221 1 T22 31 T23 671 T24 16
all_values[31] auto[0] auto[1] 5117305 1 T24 93 T25 313069 T1 356
all_values[31] auto[1] auto[0] 544613 1 T24 6 T25 34325 T1 50
all_values[31] auto[1] auto[1] 5095483 1 T24 91 T25 309636 T1 220

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%