Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=31}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=31}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv



Summary for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=31}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 38 0 38 100.00
Crosses 192 0 192 100.00


Variables for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=31}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 32 0 32 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2
cp_intr_test 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=31}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_test_cg_cc 192 0 192 100.00 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 32 0 32 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 16764493 1 T22 72771 T23 51792 T24 275
all_values[1] 16764493 1 T22 72771 T23 51792 T24 275
all_values[2] 16764493 1 T22 72771 T23 51792 T24 275
all_values[3] 16764493 1 T22 72771 T23 51792 T24 275
all_values[4] 16764493 1 T22 72771 T23 51792 T24 275
all_values[5] 16764493 1 T22 72771 T23 51792 T24 275
all_values[6] 16764493 1 T22 72771 T23 51792 T24 275
all_values[7] 16764493 1 T22 72771 T23 51792 T24 275
all_values[8] 16764493 1 T22 72771 T23 51792 T24 275
all_values[9] 16764493 1 T22 72771 T23 51792 T24 275
all_values[10] 16764493 1 T22 72771 T23 51792 T24 275
all_values[11] 16764493 1 T22 72771 T23 51792 T24 275
all_values[12] 16764493 1 T22 72771 T23 51792 T24 275
all_values[13] 16764493 1 T22 72771 T23 51792 T24 275
all_values[14] 16764493 1 T22 72771 T23 51792 T24 275
all_values[15] 16764493 1 T22 72771 T23 51792 T24 275
all_values[16] 16764493 1 T22 72771 T23 51792 T24 275
all_values[17] 16764493 1 T22 72771 T23 51792 T24 275
all_values[18] 16764493 1 T22 72771 T23 51792 T24 275
all_values[19] 16764493 1 T22 72771 T23 51792 T24 275
all_values[20] 16764493 1 T22 72771 T23 51792 T24 275
all_values[21] 16764493 1 T22 72771 T23 51792 T24 275
all_values[22] 16764493 1 T22 72771 T23 51792 T24 275
all_values[23] 16764493 1 T22 72771 T23 51792 T24 275
all_values[24] 16764493 1 T22 72771 T23 51792 T24 275
all_values[25] 16764493 1 T22 72771 T23 51792 T24 275
all_values[26] 16764493 1 T22 72771 T23 51792 T24 275
all_values[27] 16764493 1 T22 72771 T23 51792 T24 275
all_values[28] 16764493 1 T22 72771 T23 51792 T24 275
all_values[29] 16764493 1 T22 72771 T23 51792 T24 275
all_values[30] 16764493 1 T22 72771 T23 51792 T24 275
all_values[31] 16764493 1 T22 72771 T23 51792 T24 275



Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 302440184 1 T22 126645 T23 941234 T24 8800
auto[1] 234023592 1 T22 106222 T23 716110 T25 10620



Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 113421123 1 T22 388281 T23 378789 T24 8800
auto[1] 423042653 1 T22 194039 T23 127855 T25 19768



Summary for Variable cp_intr_test

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_test

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 530512272 1 T22 230543 T23 164105 T24 8800
auto[1] 5951504 1 T22 23234 T23 16293 T25 739



Summary for Cross intr_test_cg_cc

Samples crossed: cp_intr cp_intr_test cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 192 0 192 100.00
Automatically Generated Cross Bins 192 0 192 100.00
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for intr_test_cg_cc

Bins
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] auto[0] 2838669 1 T22 9021 T23 9644 T24 275
all_values[0] auto[0] auto[0] auto[1] 6536091 1 T22 28828 T23 19921 T25 327
all_values[0] auto[0] auto[1] auto[0] 705835 1 T22 2896 T23 2488 T25 54
all_values[0] auto[0] auto[1] auto[1] 6498189 1 T22 31280 T23 19216 T25 224
all_values[0] auto[1] auto[0] auto[1] 92718 1 T22 387 T23 290 T25 10
all_values[0] auto[1] auto[1] auto[1] 92991 1 T22 359 T23 233 T25 9
all_values[1] auto[0] auto[0] auto[0] 2837773 1 T22 8793 T23 9625 T24 275
all_values[1] auto[0] auto[0] auto[1] 6486565 1 T22 29944 T23 20672 T25 235
all_values[1] auto[0] auto[1] auto[0] 706268 1 T22 2823 T23 2175 T25 40
all_values[1] auto[0] auto[1] auto[1] 6548065 1 T22 30486 T23 18822 T25 370
all_values[1] auto[1] auto[0] auto[1] 92853 1 T22 405 T23 261 T25 9
all_values[1] auto[1] auto[1] auto[1] 92969 1 T22 320 T23 237 T25 17
all_values[2] auto[0] auto[0] auto[0] 2838422 1 T22 9150 T23 9595 T24 275
all_values[2] auto[0] auto[0] auto[1] 6541874 1 T22 30558 T23 20139 T25 334
all_values[2] auto[0] auto[1] auto[0] 708324 1 T22 2865 T23 2147 T25 13
all_values[2] auto[0] auto[1] auto[1] 6490420 1 T22 29484 T23 19411 T25 274
all_values[2] auto[1] auto[0] auto[1] 93168 1 T22 377 T23 245 T25 14
all_values[2] auto[1] auto[1] auto[1] 92285 1 T22 337 T23 255 T25 11
all_values[3] auto[0] auto[0] auto[0] 2833979 1 T22 9329 T23 9242 T24 275
all_values[3] auto[0] auto[0] auto[1] 6530946 1 T22 30599 T23 19156 T25 231
all_values[3] auto[0] auto[1] auto[0] 706139 1 T22 3149 T23 2470 T25 13
all_values[3] auto[0] auto[1] auto[1] 6506914 1 T22 28962 T23 20423 T25 360
all_values[3] auto[1] auto[0] auto[1] 93057 1 T22 350 T23 242 T25 10
all_values[3] auto[1] auto[1] auto[1] 93458 1 T22 382 T23 259 T25 11
all_values[4] auto[0] auto[0] auto[0] 2836669 1 T22 8848 T23 9502 T24 275
all_values[4] auto[0] auto[0] auto[1] 6528967 1 T22 28995 T23 19670 T25 435
all_values[4] auto[0] auto[1] auto[0] 721590 1 T22 3061 T23 2317 T25 29
all_values[4] auto[0] auto[1] auto[1] 6491685 1 T22 31191 T23 19784 T25 183
all_values[4] auto[1] auto[0] auto[1] 93199 1 T22 321 T23 275 T25 21
all_values[4] auto[1] auto[1] auto[1] 92383 1 T22 355 T23 244 T25 5
all_values[5] auto[0] auto[0] auto[0] 2837081 1 T22 8663 T23 9367 T24 275
all_values[5] auto[0] auto[0] auto[1] 6507555 1 T22 30848 T23 20846 T25 350
all_values[5] auto[0] auto[1] auto[0] 702725 1 T22 2782 T23 2110 T25 34
all_values[5] auto[0] auto[1] auto[1] 6531222 1 T22 29728 T23 18965 T25 287
all_values[5] auto[1] auto[0] auto[1] 93765 1 T22 404 T23 254 T25 15
all_values[5] auto[1] auto[1] auto[1] 92145 1 T22 346 T23 250 T25 10
all_values[6] auto[0] auto[0] auto[0] 2847631 1 T22 9205 T23 9526 T24 275
all_values[6] auto[0] auto[0] auto[1] 6504473 1 T22 31694 T23 19705 T25 340
all_values[6] auto[0] auto[1] auto[0] 711469 1 T22 3805 T23 2411 T25 23
all_values[6] auto[0] auto[1] auto[1] 6514749 1 T22 27372 T23 19666 T25 286
all_values[6] auto[1] auto[0] auto[1] 93142 1 T22 349 T23 226 T25 12
all_values[6] auto[1] auto[1] auto[1] 93029 1 T22 346 T23 258 T25 9
all_values[7] auto[0] auto[0] auto[0] 2835946 1 T22 9089 T23 9749 T24 275
all_values[7] auto[0] auto[0] auto[1] 6536449 1 T22 30429 T23 18764 T25 277
all_values[7] auto[0] auto[1] auto[0] 705930 1 T22 2858 T23 2558 T25 60
all_values[7] auto[0] auto[1] auto[1] 6500200 1 T22 29678 T23 20209 T25 294
all_values[7] auto[1] auto[0] auto[1] 93079 1 T22 387 T23 232 T25 10
all_values[7] auto[1] auto[1] auto[1] 92889 1 T22 330 T23 280 T25 14
all_values[8] auto[0] auto[0] auto[0] 2840293 1 T22 9247 T23 9474 T24 275
all_values[8] auto[0] auto[0] auto[1] 6542123 1 T22 29579 T23 18364 T25 317
all_values[8] auto[0] auto[1] auto[0] 702569 1 T22 2896 T23 2286 T25 37
all_values[8] auto[0] auto[1] auto[1] 6493870 1 T22 30325 T23 21168 T25 285
all_values[8] auto[1] auto[0] auto[1] 93155 1 T22 389 T23 211 T25 16
all_values[8] auto[1] auto[1] auto[1] 92483 1 T22 335 T23 289 T25 10
all_values[9] auto[0] auto[0] auto[0] 2830055 1 T22 8786 T23 9866 T24 275
all_values[9] auto[0] auto[0] auto[1] 6519309 1 T22 31616 T23 18933 T25 356
all_values[9] auto[0] auto[1] auto[0] 707428 1 T22 2848 T23 2422 T25 47
all_values[9] auto[0] auto[1] auto[1] 6521287 1 T22 28783 T23 20066 T25 228
all_values[9] auto[1] auto[0] auto[1] 93407 1 T22 359 T23 258 T25 9
all_values[9] auto[1] auto[1] auto[1] 93007 1 T22 379 T23 247 T25 11
all_values[10] auto[0] auto[0] auto[0] 2832288 1 T22 8831 T23 9365 T24 275
all_values[10] auto[0] auto[0] auto[1] 6537134 1 T22 29561 T23 18696 T25 271
all_values[10] auto[0] auto[1] auto[0] 707705 1 T22 3064 T23 2547 T25 35
all_values[10] auto[0] auto[1] auto[1] 6501548 1 T22 30565 T23 20640 T25 316
all_values[10] auto[1] auto[0] auto[1] 93487 1 T22 354 T23 275 T25 6
all_values[10] auto[1] auto[1] auto[1] 92331 1 T22 396 T23 269 T25 12
all_values[11] auto[0] auto[0] auto[0] 2841463 1 T22 8917 T23 9799 T24 275
all_values[11] auto[0] auto[0] auto[1] 6520711 1 T22 31473 T23 18158 T25 362
all_values[11] auto[0] auto[1] auto[0] 712408 1 T22 2925 T23 2362 T25 61
all_values[11] auto[0] auto[1] auto[1] 6503747 1 T22 28720 T23 20997 T25 236
all_values[11] auto[1] auto[0] auto[1] 94000 1 T22 405 T23 218 T25 8
all_values[11] auto[1] auto[1] auto[1] 92164 1 T22 331 T23 258 T25 11
all_values[12] auto[0] auto[0] auto[0] 2836899 1 T22 9782 T23 9297 T24 275
all_values[12] auto[0] auto[0] auto[1] 6524980 1 T22 28189 T23 19279 T25 352
all_values[12] auto[0] auto[1] auto[0] 713607 1 T22 3492 T23 2324 T25 12
all_values[12] auto[0] auto[1] auto[1] 6503047 1 T22 30572 T23 20372 T25 290
all_values[12] auto[1] auto[0] auto[1] 93210 1 T22 356 T23 252 T25 19
all_values[12] auto[1] auto[1] auto[1] 92750 1 T22 380 T23 268 T25 11
all_values[13] auto[0] auto[0] auto[0] 2845021 1 T22 8662 T23 9548 T24 275
all_values[13] auto[0] auto[0] auto[1] 6527275 1 T22 30731 T23 21162 T25 286
all_values[13] auto[0] auto[1] auto[0] 707117 1 T22 2925 T23 2310 T25 72
all_values[13] auto[0] auto[1] auto[1] 6499239 1 T22 29723 T23 18253 T25 265
all_values[13] auto[1] auto[0] auto[1] 92767 1 T22 362 T23 270 T25 10
all_values[13] auto[1] auto[1] auto[1] 93074 1 T22 368 T23 249 T25 10
all_values[14] auto[0] auto[0] auto[0] 2836862 1 T22 9122 T23 9571 T24 275
all_values[14] auto[0] auto[0] auto[1] 6543186 1 T22 30955 T23 20157 T25 313
all_values[14] auto[0] auto[1] auto[0] 700738 1 T22 2976 T23 2213 T25 8
all_values[14] auto[0] auto[1] auto[1] 6497593 1 T22 29009 T23 19356 T25 330
all_values[14] auto[1] auto[0] auto[1] 93717 1 T22 385 T23 241 T25 12
all_values[14] auto[1] auto[1] auto[1] 92397 1 T22 324 T23 254 T25 7
all_values[15] auto[0] auto[0] auto[0] 2827788 1 T22 9089 T23 9656 T24 275
all_values[15] auto[0] auto[0] auto[1] 6499758 1 T22 30300 T23 18339 T25 360
all_values[15] auto[0] auto[1] auto[0] 701713 1 T22 3456 T23 2277 T25 53
all_values[15] auto[0] auto[1] auto[1] 6549278 1 T22 29176 T23 21019 T25 236
all_values[15] auto[1] auto[0] auto[1] 93270 1 T22 367 T23 246 T25 11
all_values[15] auto[1] auto[1] auto[1] 92686 1 T22 383 T23 255 T25 10
all_values[16] auto[0] auto[0] auto[0] 2833092 1 T22 8945 T23 9592 T24 275
all_values[16] auto[0] auto[0] auto[1] 6486499 1 T22 30267 T23 19627 T25 365
all_values[16] auto[0] auto[1] auto[0] 713025 1 T22 2775 T23 2152 T25 71
all_values[16] auto[0] auto[1] auto[1] 6545790 1 T22 30042 T23 19908 T25 218
all_values[16] auto[1] auto[0] auto[1] 93625 1 T22 366 T23 274 T25 9
all_values[16] auto[1] auto[1] auto[1] 92462 1 T22 376 T23 239 T25 16
all_values[17] auto[0] auto[0] auto[0] 2852068 1 T22 9126 T23 9186 T24 275
all_values[17] auto[0] auto[0] auto[1] 6513180 1 T22 30815 T23 18355 T25 372
all_values[17] auto[0] auto[1] auto[0] 702691 1 T22 3067 T23 2502 T25 16
all_values[17] auto[0] auto[1] auto[1] 6510771 1 T22 29024 T23 21229 T25 252
all_values[17] auto[1] auto[0] auto[1] 92809 1 T22 379 T23 259 T25 13
all_values[17] auto[1] auto[1] auto[1] 92974 1 T22 360 T23 261 T25 9
all_values[18] auto[0] auto[0] auto[0] 2843292 1 T22 8561 T23 9546 T24 275
all_values[18] auto[0] auto[0] auto[1] 6563322 1 T22 29572 T23 18629 T25 256
all_values[18] auto[0] auto[1] auto[0] 695711 1 T22 3062 T23 2641 T25 71
all_values[18] auto[0] auto[1] auto[1] 6475734 1 T22 30828 T23 20478 T25 290
all_values[18] auto[1] auto[0] auto[1] 93571 1 T22 371 T23 275 T25 13
all_values[18] auto[1] auto[1] auto[1] 92863 1 T22 377 T23 223 T25 15
all_values[19] auto[0] auto[0] auto[0] 2834506 1 T22 9059 T23 9479 T24 275
all_values[19] auto[0] auto[0] auto[1] 6502442 1 T22 29362 T23 20651 T25 305
all_values[19] auto[0] auto[1] auto[0] 719654 1 T22 3227 T23 2303 T25 40
all_values[19] auto[0] auto[1] auto[1] 6522329 1 T22 30396 T23 18868 T25 315
all_values[19] auto[1] auto[0] auto[1] 93071 1 T22 374 T23 238 T25 9
all_values[19] auto[1] auto[1] auto[1] 92491 1 T22 353 T23 253 T25 11
all_values[20] auto[0] auto[0] auto[0] 2834324 1 T22 9401 T23 9237 T24 275
all_values[20] auto[0] auto[0] auto[1] 6512496 1 T22 30036 T23 19780 T25 372
all_values[20] auto[0] auto[1] auto[0] 702876 1 T22 3017 T23 2276 T25 15
all_values[20] auto[0] auto[1] auto[1] 6528718 1 T22 29562 T23 20010 T25 235
all_values[20] auto[1] auto[0] auto[1] 92699 1 T22 367 T23 241 T25 11
all_values[20] auto[1] auto[1] auto[1] 93380 1 T22 388 T23 248 T25 8
all_values[21] auto[0] auto[0] auto[0] 2836990 1 T22 8839 T23 9402 T24 275
all_values[21] auto[0] auto[0] auto[1] 6505163 1 T22 30035 T23 20165 T25 265
all_values[21] auto[0] auto[1] auto[0] 710124 1 T22 3593 T23 2254 T25 71
all_values[21] auto[0] auto[1] auto[1] 6526049 1 T22 29563 T23 19481 T25 280
all_values[21] auto[1] auto[0] auto[1] 93523 1 T22 340 T23 261 T25 13
all_values[21] auto[1] auto[1] auto[1] 92644 1 T22 401 T23 229 T25 14
all_values[22] auto[0] auto[0] auto[0] 2844291 1 T22 9528 T23 9546 T24 275
all_values[22] auto[0] auto[0] auto[1] 6524820 1 T22 31715 T23 19722 T25 279
all_values[22] auto[0] auto[1] auto[0] 710498 1 T22 2824 T23 2373 T25 57
all_values[22] auto[0] auto[1] auto[1] 6499580 1 T22 27997 T23 19644 T25 277
all_values[22] auto[1] auto[0] auto[1] 93093 1 T22 372 T23 270 T25 10
all_values[22] auto[1] auto[1] auto[1] 92211 1 T22 335 T23 237 T25 14
all_values[23] auto[0] auto[0] auto[0] 2842382 1 T22 9093 T23 9410 T24 275
all_values[23] auto[0] auto[0] auto[1] 6528383 1 T22 32305 T23 20492 T25 236
all_values[23] auto[0] auto[1] auto[0] 708313 1 T22 3312 T23 2212 T25 58
all_values[23] auto[0] auto[1] auto[1] 6499318 1 T22 27328 T23 19159 T25 343
all_values[23] auto[1] auto[0] auto[1] 93510 1 T22 354 T23 261 T25 8
all_values[23] auto[1] auto[1] auto[1] 92587 1 T22 379 T23 258 T25 13
all_values[24] auto[0] auto[0] auto[0] 2836420 1 T22 9031 T23 9242 T24 275
all_values[24] auto[0] auto[0] auto[1] 6526196 1 T22 29472 T23 20693 T25 256
all_values[24] auto[0] auto[1] auto[0] 697906 1 T22 3070 T23 2207 T25 17
all_values[24] auto[0] auto[1] auto[1] 6517785 1 T22 30479 T23 19096 T25 377
all_values[24] auto[1] auto[0] auto[1] 93287 1 T22 382 T23 255 T25 15
all_values[24] auto[1] auto[1] auto[1] 92899 1 T22 337 T23 299 T25 10
all_values[25] auto[0] auto[0] auto[0] 2827877 1 T22 9299 T23 9244 T24 275
all_values[25] auto[0] auto[0] auto[1] 6525457 1 T22 28896 T23 19221 T25 304
all_values[25] auto[0] auto[1] auto[0] 698204 1 T22 3308 T23 2267 T25 9
all_values[25] auto[0] auto[1] auto[1] 6527394 1 T22 30558 T23 20550 T25 344
all_values[25] auto[1] auto[0] auto[1] 93015 1 T22 362 T23 269 T25 11
all_values[25] auto[1] auto[1] auto[1] 92546 1 T22 348 T23 241 T25 13
all_values[26] auto[0] auto[0] auto[0] 2838170 1 T22 9135 T23 9368 T24 275
all_values[26] auto[0] auto[0] auto[1] 6515948 1 T22 30361 T23 20811 T25 333
all_values[26] auto[0] auto[1] auto[0] 705042 1 T22 2983 T23 2463 T25 53
all_values[26] auto[0] auto[1] auto[1] 6519080 1 T22 29617 T23 18629 T25 230
all_values[26] auto[1] auto[0] auto[1] 92555 1 T22 317 T23 280 T25 15
all_values[26] auto[1] auto[1] auto[1] 93698 1 T22 358 T23 241 T25 9
all_values[27] auto[0] auto[0] auto[0] 2836516 1 T22 8875 T23 9612 T24 275
all_values[27] auto[0] auto[0] auto[1] 6546291 1 T22 28192 T23 19609 T25 267
all_values[27] auto[0] auto[1] auto[0] 700734 1 T22 3376 T23 2141 T25 69
all_values[27] auto[0] auto[1] auto[1] 6494646 1 T22 31601 T23 19891 T25 282
all_values[27] auto[1] auto[0] auto[1] 93531 1 T22 373 T23 276 T25 12
all_values[27] auto[1] auto[1] auto[1] 92775 1 T22 354 T23 263 T25 11
all_values[28] auto[0] auto[0] auto[0] 2835531 1 T22 8919 T23 9326 T24 275
all_values[28] auto[0] auto[0] auto[1] 6499636 1 T22 32311 T23 20671 T25 266
all_values[28] auto[0] auto[1] auto[0] 708863 1 T22 2880 T23 2246 T25 92
all_values[28] auto[0] auto[1] auto[1] 6534097 1 T22 27935 T23 19040 T25 264
all_values[28] auto[1] auto[0] auto[1] 93055 1 T22 374 T23 263 T25 11
all_values[28] auto[1] auto[1] auto[1] 93311 1 T22 352 T23 246 T25 14
all_values[29] auto[0] auto[0] auto[0] 2830958 1 T22 9590 T23 9809 T24 275
all_values[29] auto[0] auto[0] auto[1] 6514395 1 T22 29960 T23 20005 T25 429
all_values[29] auto[0] auto[1] auto[0] 712175 1 T22 3026 T23 2479 T25 8
all_values[29] auto[0] auto[1] auto[1] 6521272 1 T22 29460 T23 19011 T25 229
all_values[29] auto[1] auto[0] auto[1] 93441 1 T22 364 T23 253 T25 19
all_values[29] auto[1] auto[1] auto[1] 92252 1 T22 371 T23 235 T25 4
all_values[30] auto[0] auto[0] auto[0] 2843325 1 T22 9047 T23 9873 T24 275
all_values[30] auto[0] auto[0] auto[1] 6527661 1 T22 29377 T23 19176 T25 303
all_values[30] auto[0] auto[1] auto[0] 702737 1 T22 3096 T23 2465 T25 34
all_values[30] auto[0] auto[1] auto[1] 6504737 1 T22 30549 T23 19764 T25 276
all_values[30] auto[1] auto[0] auto[1] 93310 1 T22 348 T23 254 T25 13
all_values[30] auto[1] auto[1] auto[1] 92723 1 T22 354 T23 260 T25 6
all_values[31] auto[0] auto[0] auto[0] 2837959 1 T22 8588 T23 9434 T24 275
all_values[31] auto[0] auto[0] auto[1] 6472387 1 T22 28175 T23 19339 T25 323
all_values[31] auto[0] auto[1] auto[0] 706465 1 T22 3274 T23 2259 T25 46
all_values[31] auto[0] auto[1] auto[1] 6561124 1 T22 32014 T23 20230 T25 276
all_values[31] auto[1] auto[0] auto[1] 93883 1 T22 331 T23 270 T25 15
all_values[31] auto[1] auto[1] auto[1] 92675 1 T22 389 T23 260 T25 15


User Defined Cross Bins for intr_test_cg_cc

Excluded/Illegal bins
NAMECOUNTSTATUS
test_1_state_0 0 Illegal

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%