Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
169139 |
1 |
|
|
T26 |
18 |
|
T29 |
10 |
|
T32 |
6 |
auto[1] |
169718 |
1 |
|
|
T26 |
21 |
|
T29 |
6 |
|
T32 |
2 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
169256 |
1 |
|
|
T26 |
23 |
|
T29 |
10 |
|
T32 |
3 |
auto[1] |
169601 |
1 |
|
|
T26 |
16 |
|
T29 |
6 |
|
T32 |
5 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84339 |
1 |
|
|
T26 |
11 |
|
T29 |
6 |
|
T32 |
2 |
auto[0] |
auto[1] |
84800 |
1 |
|
|
T26 |
7 |
|
T29 |
4 |
|
T32 |
4 |
auto[1] |
auto[0] |
84917 |
1 |
|
|
T26 |
12 |
|
T29 |
4 |
|
T32 |
1 |
auto[1] |
auto[1] |
84801 |
1 |
|
|
T26 |
9 |
|
T29 |
2 |
|
T32 |
1 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
169486 |
1 |
|
|
T26 |
19 |
|
T29 |
8 |
|
T32 |
3 |
auto[1] |
169371 |
1 |
|
|
T26 |
20 |
|
T29 |
8 |
|
T32 |
5 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
169722 |
1 |
|
|
T26 |
24 |
|
T29 |
7 |
|
T32 |
3 |
auto[1] |
169135 |
1 |
|
|
T26 |
15 |
|
T29 |
9 |
|
T32 |
5 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84777 |
1 |
|
|
T26 |
12 |
|
T29 |
5 |
|
T32 |
1 |
auto[0] |
auto[1] |
84709 |
1 |
|
|
T26 |
7 |
|
T29 |
3 |
|
T32 |
2 |
auto[1] |
auto[0] |
84945 |
1 |
|
|
T26 |
12 |
|
T29 |
2 |
|
T32 |
2 |
auto[1] |
auto[1] |
84426 |
1 |
|
|
T26 |
8 |
|
T29 |
6 |
|
T32 |
3 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
169652 |
1 |
|
|
T26 |
20 |
|
T29 |
7 |
|
T32 |
2 |
auto[1] |
169205 |
1 |
|
|
T26 |
19 |
|
T29 |
9 |
|
T32 |
6 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
169553 |
1 |
|
|
T26 |
24 |
|
T29 |
6 |
|
T32 |
3 |
auto[1] |
169304 |
1 |
|
|
T26 |
15 |
|
T29 |
10 |
|
T32 |
5 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84618 |
1 |
|
|
T26 |
16 |
|
T29 |
2 |
|
T32 |
1 |
auto[0] |
auto[1] |
85034 |
1 |
|
|
T26 |
4 |
|
T29 |
5 |
|
T32 |
1 |
auto[1] |
auto[0] |
84935 |
1 |
|
|
T26 |
8 |
|
T29 |
4 |
|
T32 |
2 |
auto[1] |
auto[1] |
84270 |
1 |
|
|
T26 |
11 |
|
T29 |
5 |
|
T32 |
4 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
169920 |
1 |
|
|
T26 |
17 |
|
T29 |
9 |
|
T32 |
2 |
auto[1] |
168937 |
1 |
|
|
T26 |
22 |
|
T29 |
7 |
|
T32 |
6 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
169336 |
1 |
|
|
T26 |
23 |
|
T29 |
7 |
|
T32 |
6 |
auto[1] |
169521 |
1 |
|
|
T26 |
16 |
|
T29 |
9 |
|
T32 |
2 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84914 |
1 |
|
|
T26 |
13 |
|
T29 |
5 |
|
T32 |
2 |
auto[0] |
auto[1] |
85006 |
1 |
|
|
T26 |
4 |
|
T29 |
4 |
|
T44 |
1 |
auto[1] |
auto[0] |
84422 |
1 |
|
|
T26 |
10 |
|
T29 |
2 |
|
T32 |
4 |
auto[1] |
auto[1] |
84515 |
1 |
|
|
T26 |
12 |
|
T29 |
5 |
|
T32 |
2 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
169508 |
1 |
|
|
T26 |
25 |
|
T29 |
7 |
|
T32 |
3 |
auto[1] |
169349 |
1 |
|
|
T26 |
14 |
|
T29 |
9 |
|
T32 |
5 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
169470 |
1 |
|
|
T26 |
16 |
|
T29 |
9 |
|
T32 |
3 |
auto[1] |
169387 |
1 |
|
|
T26 |
23 |
|
T29 |
7 |
|
T32 |
5 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84627 |
1 |
|
|
T26 |
11 |
|
T29 |
5 |
|
T32 |
2 |
auto[0] |
auto[1] |
84881 |
1 |
|
|
T26 |
14 |
|
T29 |
2 |
|
T32 |
1 |
auto[1] |
auto[0] |
84843 |
1 |
|
|
T26 |
5 |
|
T29 |
4 |
|
T32 |
1 |
auto[1] |
auto[1] |
84506 |
1 |
|
|
T26 |
9 |
|
T29 |
5 |
|
T32 |
4 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
169584 |
1 |
|
|
T26 |
17 |
|
T29 |
10 |
|
T32 |
3 |
auto[1] |
169273 |
1 |
|
|
T26 |
22 |
|
T29 |
6 |
|
T32 |
5 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
169272 |
1 |
|
|
T26 |
18 |
|
T29 |
7 |
|
T32 |
3 |
auto[1] |
169585 |
1 |
|
|
T26 |
21 |
|
T29 |
9 |
|
T32 |
5 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84929 |
1 |
|
|
T26 |
7 |
|
T29 |
3 |
|
T44 |
2 |
auto[0] |
auto[1] |
84655 |
1 |
|
|
T26 |
10 |
|
T29 |
7 |
|
T32 |
3 |
auto[1] |
auto[0] |
84343 |
1 |
|
|
T26 |
11 |
|
T29 |
4 |
|
T32 |
3 |
auto[1] |
auto[1] |
84930 |
1 |
|
|
T26 |
11 |
|
T29 |
2 |
|
T32 |
2 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168936 |
1 |
|
|
T26 |
18 |
|
T29 |
8 |
|
T32 |
6 |
auto[1] |
168477 |
1 |
|
|
T26 |
16 |
|
T29 |
2 |
|
T32 |
6 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168726 |
1 |
|
|
T26 |
10 |
|
T29 |
4 |
|
T32 |
6 |
auto[1] |
168687 |
1 |
|
|
T26 |
24 |
|
T29 |
6 |
|
T32 |
6 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84433 |
1 |
|
|
T26 |
6 |
|
T29 |
2 |
|
T32 |
3 |
auto[0] |
auto[1] |
84503 |
1 |
|
|
T26 |
12 |
|
T29 |
6 |
|
T32 |
3 |
auto[1] |
auto[0] |
84293 |
1 |
|
|
T26 |
4 |
|
T29 |
2 |
|
T32 |
3 |
auto[1] |
auto[1] |
84184 |
1 |
|
|
T26 |
12 |
|
T32 |
3 |
|
T101 |
3 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
169054 |
1 |
|
|
T26 |
16 |
|
T29 |
6 |
|
T32 |
5 |
auto[1] |
168359 |
1 |
|
|
T26 |
18 |
|
T29 |
4 |
|
T32 |
7 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168845 |
1 |
|
|
T26 |
15 |
|
T29 |
5 |
|
T32 |
7 |
auto[1] |
168568 |
1 |
|
|
T26 |
19 |
|
T29 |
5 |
|
T32 |
5 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84600 |
1 |
|
|
T26 |
9 |
|
T29 |
3 |
|
T32 |
4 |
auto[0] |
auto[1] |
84454 |
1 |
|
|
T26 |
7 |
|
T29 |
3 |
|
T32 |
1 |
auto[1] |
auto[0] |
84245 |
1 |
|
|
T26 |
6 |
|
T29 |
2 |
|
T32 |
3 |
auto[1] |
auto[1] |
84114 |
1 |
|
|
T26 |
12 |
|
T29 |
2 |
|
T32 |
4 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168721 |
1 |
|
|
T26 |
17 |
|
T29 |
5 |
|
T32 |
6 |
auto[1] |
168692 |
1 |
|
|
T26 |
17 |
|
T29 |
5 |
|
T32 |
6 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168755 |
1 |
|
|
T26 |
18 |
|
T29 |
6 |
|
T32 |
9 |
auto[1] |
168658 |
1 |
|
|
T26 |
16 |
|
T29 |
4 |
|
T32 |
3 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84252 |
1 |
|
|
T26 |
8 |
|
T29 |
3 |
|
T32 |
4 |
auto[0] |
auto[1] |
84469 |
1 |
|
|
T26 |
9 |
|
T29 |
2 |
|
T32 |
2 |
auto[1] |
auto[0] |
84503 |
1 |
|
|
T26 |
10 |
|
T29 |
3 |
|
T32 |
5 |
auto[1] |
auto[1] |
84189 |
1 |
|
|
T26 |
7 |
|
T29 |
2 |
|
T32 |
1 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168374 |
1 |
|
|
T26 |
17 |
|
T29 |
7 |
|
T32 |
7 |
auto[1] |
169039 |
1 |
|
|
T26 |
17 |
|
T29 |
3 |
|
T32 |
5 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168515 |
1 |
|
|
T26 |
22 |
|
T29 |
6 |
|
T32 |
5 |
auto[1] |
168898 |
1 |
|
|
T26 |
12 |
|
T29 |
4 |
|
T32 |
7 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
83971 |
1 |
|
|
T26 |
10 |
|
T29 |
4 |
|
T32 |
4 |
auto[0] |
auto[1] |
84403 |
1 |
|
|
T26 |
7 |
|
T29 |
3 |
|
T32 |
3 |
auto[1] |
auto[0] |
84544 |
1 |
|
|
T26 |
12 |
|
T29 |
2 |
|
T32 |
1 |
auto[1] |
auto[1] |
84495 |
1 |
|
|
T26 |
5 |
|
T29 |
1 |
|
T32 |
4 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168433 |
1 |
|
|
T26 |
17 |
|
T29 |
5 |
|
T32 |
5 |
auto[1] |
168980 |
1 |
|
|
T26 |
17 |
|
T29 |
5 |
|
T32 |
7 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168962 |
1 |
|
|
T26 |
21 |
|
T29 |
5 |
|
T32 |
6 |
auto[1] |
168451 |
1 |
|
|
T26 |
13 |
|
T29 |
5 |
|
T32 |
6 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84370 |
1 |
|
|
T26 |
9 |
|
T29 |
2 |
|
T32 |
3 |
auto[0] |
auto[1] |
84063 |
1 |
|
|
T26 |
8 |
|
T29 |
3 |
|
T32 |
2 |
auto[1] |
auto[0] |
84592 |
1 |
|
|
T26 |
12 |
|
T29 |
3 |
|
T32 |
3 |
auto[1] |
auto[1] |
84388 |
1 |
|
|
T26 |
5 |
|
T29 |
2 |
|
T32 |
4 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
169087 |
1 |
|
|
T26 |
18 |
|
T29 |
6 |
|
T32 |
5 |
auto[1] |
168326 |
1 |
|
|
T26 |
16 |
|
T29 |
4 |
|
T32 |
7 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168751 |
1 |
|
|
T26 |
15 |
|
T29 |
8 |
|
T32 |
8 |
auto[1] |
168662 |
1 |
|
|
T26 |
19 |
|
T29 |
2 |
|
T32 |
4 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84477 |
1 |
|
|
T26 |
7 |
|
T29 |
5 |
|
T32 |
3 |
auto[0] |
auto[1] |
84610 |
1 |
|
|
T26 |
11 |
|
T29 |
1 |
|
T32 |
2 |
auto[1] |
auto[0] |
84274 |
1 |
|
|
T26 |
8 |
|
T29 |
3 |
|
T32 |
5 |
auto[1] |
auto[1] |
84052 |
1 |
|
|
T26 |
8 |
|
T29 |
1 |
|
T32 |
2 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168948 |
1 |
|
|
T26 |
16 |
|
T29 |
5 |
|
T32 |
5 |
auto[1] |
168465 |
1 |
|
|
T26 |
18 |
|
T29 |
5 |
|
T32 |
7 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168426 |
1 |
|
|
T26 |
12 |
|
T29 |
6 |
|
T32 |
7 |
auto[1] |
168987 |
1 |
|
|
T26 |
22 |
|
T29 |
4 |
|
T32 |
5 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84259 |
1 |
|
|
T26 |
6 |
|
T29 |
4 |
|
T32 |
3 |
auto[0] |
auto[1] |
84689 |
1 |
|
|
T26 |
10 |
|
T29 |
1 |
|
T32 |
2 |
auto[1] |
auto[0] |
84167 |
1 |
|
|
T26 |
6 |
|
T29 |
2 |
|
T32 |
4 |
auto[1] |
auto[1] |
84298 |
1 |
|
|
T26 |
12 |
|
T29 |
3 |
|
T32 |
3 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
169320 |
1 |
|
|
T26 |
16 |
|
T29 |
1 |
|
T32 |
5 |
auto[1] |
168093 |
1 |
|
|
T26 |
18 |
|
T29 |
9 |
|
T32 |
7 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168378 |
1 |
|
|
T26 |
21 |
|
T29 |
6 |
|
T32 |
4 |
auto[1] |
169035 |
1 |
|
|
T26 |
13 |
|
T29 |
4 |
|
T32 |
8 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84428 |
1 |
|
|
T26 |
13 |
|
T29 |
1 |
|
T32 |
3 |
auto[0] |
auto[1] |
84892 |
1 |
|
|
T26 |
3 |
|
T32 |
2 |
|
T101 |
3 |
auto[1] |
auto[0] |
83950 |
1 |
|
|
T26 |
8 |
|
T29 |
5 |
|
T32 |
1 |
auto[1] |
auto[1] |
84143 |
1 |
|
|
T26 |
10 |
|
T29 |
4 |
|
T32 |
6 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168846 |
1 |
|
|
T26 |
16 |
|
T29 |
5 |
|
T32 |
5 |
auto[1] |
168567 |
1 |
|
|
T26 |
18 |
|
T29 |
5 |
|
T32 |
7 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168643 |
1 |
|
|
T26 |
13 |
|
T29 |
6 |
|
T32 |
6 |
auto[1] |
168770 |
1 |
|
|
T26 |
21 |
|
T29 |
4 |
|
T32 |
6 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84554 |
1 |
|
|
T26 |
8 |
|
T29 |
4 |
|
T32 |
3 |
auto[0] |
auto[1] |
84292 |
1 |
|
|
T26 |
8 |
|
T29 |
1 |
|
T32 |
2 |
auto[1] |
auto[0] |
84089 |
1 |
|
|
T26 |
5 |
|
T29 |
2 |
|
T32 |
3 |
auto[1] |
auto[1] |
84478 |
1 |
|
|
T26 |
13 |
|
T29 |
3 |
|
T32 |
4 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168505 |
1 |
|
|
T26 |
20 |
|
T29 |
6 |
|
T32 |
7 |
auto[1] |
168908 |
1 |
|
|
T26 |
14 |
|
T29 |
4 |
|
T32 |
5 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168079 |
1 |
|
|
T26 |
13 |
|
T29 |
6 |
|
T32 |
5 |
auto[1] |
169334 |
1 |
|
|
T26 |
21 |
|
T29 |
4 |
|
T32 |
7 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
83564 |
1 |
|
|
T26 |
7 |
|
T29 |
2 |
|
T32 |
3 |
auto[0] |
auto[1] |
84941 |
1 |
|
|
T26 |
13 |
|
T29 |
4 |
|
T32 |
4 |
auto[1] |
auto[0] |
84515 |
1 |
|
|
T26 |
6 |
|
T29 |
4 |
|
T32 |
2 |
auto[1] |
auto[1] |
84393 |
1 |
|
|
T26 |
8 |
|
T32 |
3 |
|
T101 |
2 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168685 |
1 |
|
|
T26 |
12 |
|
T29 |
6 |
|
T32 |
9 |
auto[1] |
168728 |
1 |
|
|
T26 |
22 |
|
T29 |
4 |
|
T32 |
3 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168643 |
1 |
|
|
T26 |
13 |
|
T29 |
3 |
|
T32 |
3 |
auto[1] |
168770 |
1 |
|
|
T26 |
21 |
|
T29 |
7 |
|
T32 |
9 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84276 |
1 |
|
|
T26 |
4 |
|
T29 |
2 |
|
T32 |
2 |
auto[0] |
auto[1] |
84409 |
1 |
|
|
T26 |
8 |
|
T29 |
4 |
|
T32 |
7 |
auto[1] |
auto[0] |
84367 |
1 |
|
|
T26 |
9 |
|
T29 |
1 |
|
T32 |
1 |
auto[1] |
auto[1] |
84361 |
1 |
|
|
T26 |
13 |
|
T29 |
3 |
|
T32 |
2 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168480 |
1 |
|
|
T26 |
21 |
|
T29 |
7 |
|
T32 |
8 |
auto[1] |
168933 |
1 |
|
|
T26 |
13 |
|
T29 |
3 |
|
T32 |
4 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168521 |
1 |
|
|
T26 |
20 |
|
T29 |
5 |
|
T32 |
5 |
auto[1] |
168892 |
1 |
|
|
T26 |
14 |
|
T29 |
5 |
|
T32 |
7 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84173 |
1 |
|
|
T26 |
12 |
|
T29 |
4 |
|
T32 |
4 |
auto[0] |
auto[1] |
84307 |
1 |
|
|
T26 |
9 |
|
T29 |
3 |
|
T32 |
4 |
auto[1] |
auto[0] |
84348 |
1 |
|
|
T26 |
8 |
|
T29 |
1 |
|
T32 |
1 |
auto[1] |
auto[1] |
84585 |
1 |
|
|
T26 |
5 |
|
T29 |
2 |
|
T32 |
3 |
Summary for Variable cp_var1
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var1
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168279 |
1 |
|
|
T26 |
13 |
|
T29 |
5 |
|
T32 |
7 |
auto[1] |
169134 |
1 |
|
|
T26 |
21 |
|
T29 |
5 |
|
T32 |
5 |
Summary for Variable cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_var2
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
168981 |
1 |
|
|
T26 |
16 |
|
T29 |
5 |
|
T32 |
5 |
auto[1] |
168432 |
1 |
|
|
T26 |
18 |
|
T29 |
5 |
|
T32 |
7 |
Summary for Cross cp_var1_var2_cross
Samples crossed: cp_var1 cp_var2
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for cp_var1_var2_cross
Bins
cp_var1 | cp_var2 | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
84243 |
1 |
|
|
T26 |
7 |
|
T29 |
2 |
|
T32 |
3 |
auto[0] |
auto[1] |
84036 |
1 |
|
|
T26 |
6 |
|
T29 |
3 |
|
T32 |
4 |
auto[1] |
auto[0] |
84738 |
1 |
|
|
T26 |
9 |
|
T29 |
3 |
|
T32 |
2 |
auto[1] |
auto[1] |
84396 |
1 |
|
|
T26 |
12 |
|
T29 |
2 |
|
T32 |
3 |