Group : cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv



Summary for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 36 0 36 100.00
Crosses 128 0 128 100.00


Variables for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 32 0 32 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_cg_cc 128 0 128 100.00 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 32 0 32 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 14120968 1 T23 254 T24 93 T25 110
all_values[1] 14120968 1 T23 254 T24 93 T25 110
all_values[2] 14120968 1 T23 254 T24 93 T25 110
all_values[3] 14120968 1 T23 254 T24 93 T25 110
all_values[4] 14120968 1 T23 254 T24 93 T25 110
all_values[5] 14120968 1 T23 254 T24 93 T25 110
all_values[6] 14120968 1 T23 254 T24 93 T25 110
all_values[7] 14120968 1 T23 254 T24 93 T25 110
all_values[8] 14120968 1 T23 254 T24 93 T25 110
all_values[9] 14120968 1 T23 254 T24 93 T25 110
all_values[10] 14120968 1 T23 254 T24 93 T25 110
all_values[11] 14120968 1 T23 254 T24 93 T25 110
all_values[12] 14120968 1 T23 254 T24 93 T25 110
all_values[13] 14120968 1 T23 254 T24 93 T25 110
all_values[14] 14120968 1 T23 254 T24 93 T25 110
all_values[15] 14120968 1 T23 254 T24 93 T25 110
all_values[16] 14120968 1 T23 254 T24 93 T25 110
all_values[17] 14120968 1 T23 254 T24 93 T25 110
all_values[18] 14120968 1 T23 254 T24 93 T25 110
all_values[19] 14120968 1 T23 254 T24 93 T25 110
all_values[20] 14120968 1 T23 254 T24 93 T25 110
all_values[21] 14120968 1 T23 254 T24 93 T25 110
all_values[22] 14120968 1 T23 254 T24 93 T25 110
all_values[23] 14120968 1 T23 254 T24 93 T25 110
all_values[24] 14120968 1 T23 254 T24 93 T25 110
all_values[25] 14120968 1 T23 254 T24 93 T25 110
all_values[26] 14120968 1 T23 254 T24 93 T25 110
all_values[27] 14120968 1 T23 254 T24 93 T25 110
all_values[28] 14120968 1 T23 254 T24 93 T25 110
all_values[29] 14120968 1 T23 254 T24 93 T25 110
all_values[30] 14120968 1 T23 254 T24 93 T25 110
all_values[31] 14120968 1 T23 254 T24 93 T25 110



Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 260616427 1 T23 8128 T24 1891 T25 3520
auto[1] 191254549 1 T24 1085 T1 18025 T12 5179



Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 106186187 1 T23 8128 T24 1810 T25 3520
auto[1] 345684789 1 T24 1166 T1 31714 T12 8911



Summary for Cross intr_cg_cc

Samples crossed: cp_intr cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 128 0 128 100.00


Automatically Generated Cross Bins for intr_cg_cc

Bins
cp_intrcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] 2745333 1 T23 254 T24 33 T25 110
all_values[0] auto[0] auto[1] 5407914 1 T24 28 T1 580 T12 91
all_values[0] auto[1] auto[0] 581671 1 T24 13 T1 85 T12 22
all_values[0] auto[1] auto[1] 5386050 1 T24 19 T1 317 T12 178
all_values[1] auto[0] auto[0] 2743853 1 T23 254 T24 38 T25 110
all_values[1] auto[0] auto[1] 5422693 1 T24 32 T1 521 T12 156
all_values[1] auto[1] auto[0] 576542 1 T24 13 T1 48 T12 13
all_values[1] auto[1] auto[1] 5377880 1 T24 10 T1 457 T12 116
all_values[2] auto[0] auto[0] 2744786 1 T23 254 T24 36 T25 110
all_values[2] auto[0] auto[1] 5409365 1 T24 35 T1 474 T12 62
all_values[2] auto[1] auto[0] 580660 1 T24 5 T1 71 T12 33
all_values[2] auto[1] auto[1] 5386157 1 T24 17 T1 530 T12 218
all_values[3] auto[0] auto[0] 2740196 1 T23 254 T24 46 T25 110
all_values[3] auto[0] auto[1] 5402233 1 T24 31 T1 613 T12 118
all_values[3] auto[1] auto[0] 582640 1 T24 10 T1 75 T12 36
all_values[3] auto[1] auto[1] 5395899 1 T24 6 T1 346 T12 150
all_values[4] auto[0] auto[0] 2739705 1 T23 254 T24 39 T25 110
all_values[4] auto[0] auto[1] 5437202 1 T24 20 T1 515 T12 176
all_values[4] auto[1] auto[0] 575984 1 T24 11 T1 60 T12 25
all_values[4] auto[1] auto[1] 5368077 1 T24 23 T1 516 T12 74
all_values[5] auto[0] auto[0] 2731132 1 T23 254 T24 29 T25 110
all_values[5] auto[0] auto[1] 5392538 1 T24 13 T1 600 T12 114
all_values[5] auto[1] auto[0] 577602 1 T24 14 T1 96 T12 27
all_values[5] auto[1] auto[1] 5419696 1 T24 37 T1 357 T12 162
all_values[6] auto[0] auto[0] 2747714 1 T23 254 T24 45 T25 110
all_values[6] auto[0] auto[1] 5398211 1 T24 18 T1 460 T12 88
all_values[6] auto[1] auto[0] 575172 1 T24 21 T1 83 T12 34
all_values[6] auto[1] auto[1] 5399871 1 T24 9 T1 582 T12 174
all_values[7] auto[0] auto[0] 2734447 1 T23 254 T24 34 T25 110
all_values[7] auto[0] auto[1] 5409696 1 T24 14 T1 445 T12 198
all_values[7] auto[1] auto[0] 573540 1 T24 23 T1 65 T12 6
all_values[7] auto[1] auto[1] 5403285 1 T24 22 T1 574 T12 110
all_values[8] auto[0] auto[0] 2742077 1 T23 254 T24 42 T25 110
all_values[8] auto[0] auto[1] 5404452 1 T24 2 T1 388 T12 154
all_values[8] auto[1] auto[0] 579312 1 T24 35 T1 115 T12 23
all_values[8] auto[1] auto[1] 5395127 1 T24 14 T1 588 T12 134
all_values[9] auto[0] auto[0] 2740734 1 T23 254 T24 35 T25 110
all_values[9] auto[0] auto[1] 5441202 1 T24 22 T1 400 T12 138
all_values[9] auto[1] auto[0] 582812 1 T24 15 T1 59 T12 29
all_values[9] auto[1] auto[1] 5356220 1 T24 21 T1 589 T12 144
all_values[10] auto[0] auto[0] 2742519 1 T23 254 T24 37 T25 110
all_values[10] auto[0] auto[1] 5406886 1 T24 4 T1 573 T12 145
all_values[10] auto[1] auto[0] 576657 1 T24 41 T1 19 T12 21
all_values[10] auto[1] auto[1] 5394906 1 T24 11 T1 462 T12 136
all_values[11] auto[0] auto[0] 2734130 1 T23 254 T24 32 T25 110
all_values[11] auto[0] auto[1] 5407120 1 T24 22 T1 551 T12 177
all_values[11] auto[1] auto[0] 578635 1 T24 18 T1 76 T12 30
all_values[11] auto[1] auto[1] 5401083 1 T24 21 T1 407 T12 101
all_values[12] auto[0] auto[0] 2735678 1 T23 254 T24 40 T25 110
all_values[12] auto[0] auto[1] 5413393 1 T24 24 T1 559 T12 151
all_values[12] auto[1] auto[0] 577899 1 T24 18 T1 34 T12 8
all_values[12] auto[1] auto[1] 5393998 1 T24 11 T1 487 T12 136
all_values[13] auto[0] auto[0] 2741756 1 T23 254 T24 32 T25 110
all_values[13] auto[0] auto[1] 5380368 1 T24 37 T1 461 T12 136
all_values[13] auto[1] auto[0] 571133 1 T24 12 T1 64 T12 42
all_values[13] auto[1] auto[1] 5427711 1 T24 12 T1 534 T12 135
all_values[14] auto[0] auto[0] 2740477 1 T23 254 T24 59 T25 110
all_values[14] auto[0] auto[1] 5406367 1 T24 17 T1 517 T12 101
all_values[14] auto[1] auto[0] 581022 1 T24 11 T1 96 T12 30
all_values[14] auto[1] auto[1] 5393102 1 T24 6 T1 434 T12 163
all_values[15] auto[0] auto[0] 2745573 1 T23 254 T24 36 T25 110
all_values[15] auto[0] auto[1] 5414408 1 T24 10 T1 426 T12 105
all_values[15] auto[1] auto[0] 573960 1 T24 17 T1 73 T12 16
all_values[15] auto[1] auto[1] 5387027 1 T24 30 T1 530 T12 182
all_values[16] auto[0] auto[0] 2755449 1 T23 254 T24 45 T25 110
all_values[16] auto[0] auto[1] 5401813 1 T24 15 T1 557 T12 111
all_values[16] auto[1] auto[0] 579827 1 T24 27 T1 45 T12 10
all_values[16] auto[1] auto[1] 5383879 1 T24 6 T1 484 T12 199
all_values[17] auto[0] auto[0] 2735522 1 T23 254 T24 42 T25 110
all_values[17] auto[0] auto[1] 5411214 1 T24 17 T1 450 T12 143
all_values[17] auto[1] auto[0] 573722 1 T24 27 T1 62 T12 33
all_values[17] auto[1] auto[1] 5400510 1 T24 7 T1 578 T12 133
all_values[18] auto[0] auto[0] 2733973 1 T23 254 T24 29 T25 110
all_values[18] auto[0] auto[1] 5410973 1 T24 20 T1 550 T12 171
all_values[18] auto[1] auto[0] 577544 1 T24 24 T1 71 T12 13
all_values[18] auto[1] auto[1] 5398478 1 T24 20 T1 450 T12 94
all_values[19] auto[0] auto[0] 2737592 1 T23 254 T24 27 T25 110
all_values[19] auto[0] auto[1] 5399241 1 T24 12 T1 440 T12 126
all_values[19] auto[1] auto[0] 580202 1 T24 29 T1 100 T12 42
all_values[19] auto[1] auto[1] 5403933 1 T24 25 T1 529 T12 143
all_values[20] auto[0] auto[0] 2741018 1 T23 254 T24 49 T25 110
all_values[20] auto[0] auto[1] 5401188 1 T24 25 T1 495 T12 120
all_values[20] auto[1] auto[0] 579505 1 T24 12 T1 61 T12 14
all_values[20] auto[1] auto[1] 5399257 1 T24 7 T1 514 T12 166
all_values[21] auto[0] auto[0] 2734516 1 T23 254 T24 37 T25 110
all_values[21] auto[0] auto[1] 5404355 1 T24 23 T1 364 T12 137
all_values[21] auto[1] auto[0] 583701 1 T24 15 T1 86 T12 28
all_values[21] auto[1] auto[1] 5398396 1 T24 18 T1 656 T12 152
all_values[22] auto[0] auto[0] 2736802 1 T23 254 T24 32 T25 110
all_values[22] auto[0] auto[1] 5379364 1 T24 28 T1 583 T12 128
all_values[22] auto[1] auto[0] 581538 1 T24 11 T1 47 T12 42
all_values[22] auto[1] auto[1] 5423264 1 T24 22 T1 419 T12 119
all_values[23] auto[0] auto[0] 2740011 1 T23 254 T24 31 T25 110
all_values[23] auto[0] auto[1] 5351765 1 T24 35 T1 402 T12 188
all_values[23] auto[1] auto[0] 592439 1 T24 15 T1 84 T12 17
all_values[23] auto[1] auto[1] 5436753 1 T24 12 T1 613 T12 106
all_values[24] auto[0] auto[0] 2739410 1 T23 254 T24 40 T25 110
all_values[24] auto[0] auto[1] 5391469 1 T24 22 T1 469 T12 148
all_values[24] auto[1] auto[0] 579326 1 T24 26 T1 55 T12 22
all_values[24] auto[1] auto[1] 5410763 1 T24 5 T1 502 T12 143
all_values[25] auto[0] auto[0] 2737037 1 T23 254 T24 42 T25 110
all_values[25] auto[0] auto[1] 5414068 1 T24 4 T1 616 T12 174
all_values[25] auto[1] auto[0] 574061 1 T24 29 T1 60 T12 20
all_values[25] auto[1] auto[1] 5395802 1 T24 18 T1 370 T12 99
all_values[26] auto[0] auto[0] 2747181 1 T23 254 T24 30 T25 110
all_values[26] auto[0] auto[1] 5391679 1 T24 41 T1 384 T12 154
all_values[26] auto[1] auto[0] 575299 1 T24 18 T1 106 T12 28
all_values[26] auto[1] auto[1] 5406809 1 T24 4 T1 564 T12 122
all_values[27] auto[0] auto[0] 2739406 1 T23 254 T24 41 T25 110
all_values[27] auto[0] auto[1] 5405203 1 T24 21 T1 441 T12 127
all_values[27] auto[1] auto[0] 575146 1 T24 24 T1 101 T12 18
all_values[27] auto[1] auto[1] 5401213 1 T24 7 T1 506 T12 172
all_values[28] auto[0] auto[0] 2736239 1 T23 254 T24 44 T25 110
all_values[28] auto[0] auto[1] 5380551 1 T24 15 T1 490 T12 220
all_values[28] auto[1] auto[0] 582236 1 T24 13 T1 95 T12 8
all_values[28] auto[1] auto[1] 5421942 1 T24 21 T1 527 T12 76
all_values[29] auto[0] auto[0] 2732876 1 T23 254 T24 44 T25 110
all_values[29] auto[0] auto[1] 5418532 1 T24 25 T1 614 T12 129
all_values[29] auto[1] auto[0] 577483 1 T24 13 T1 49 T12 33
all_values[29] auto[1] auto[1] 5392077 1 T24 11 T1 393 T12 130
all_values[30] auto[0] auto[0] 2739497 1 T23 254 T24 47 T25 110
all_values[30] auto[0] auto[1] 5413921 1 T24 19 T1 449 T12 141
all_values[30] auto[1] auto[0] 570977 1 T24 11 T1 33 T12 16
all_values[30] auto[1] auto[1] 5396573 1 T24 16 T1 559 T12 150
all_values[31] auto[0] auto[0] 2741481 1 T23 254 T24 32 T25 110
all_values[31] auto[0] auto[1] 5408923 1 T24 15 T1 541 T12 169
all_values[31] auto[1] auto[0] 579820 1 T24 14 T1 65 T12 25
all_values[31] auto[1] auto[1] 5390744 1 T24 32 T1 412 T12 98

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%