dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1763426 1 T35 80 T36 126 T37 123
auto[1] 1546218 1 T36 118 T37 52 T38 505



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2076777 1 T35 80 T36 105 T37 124
auto[1] 1232867 1 T36 139 T37 51 T38 385



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1142728 1 T35 80 T36 55 T37 91
auto[0] auto[1] 620698 1 T36 71 T37 32 T38 151
auto[1] auto[0] 934049 1 T36 50 T37 33 T38 271
auto[1] auto[1] 612169 1 T36 68 T37 19 T38 234


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1757842 1 T35 80 T36 128 T37 88
auto[1] 1551802 1 T36 116 T37 87 T38 465



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2075654 1 T35 80 T36 98 T37 140
auto[1] 1233990 1 T36 146 T37 35 T38 411



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1139690 1 T35 80 T36 59 T37 65
auto[0] auto[1] 618152 1 T36 69 T37 23 T38 223
auto[1] auto[0] 935964 1 T36 39 T37 75 T38 277
auto[1] auto[1] 615838 1 T36 77 T37 12 T38 188


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1759155 1 T35 80 T36 114 T37 96
auto[1] 1550489 1 T36 130 T37 79 T38 477



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2078304 1 T35 80 T36 111 T37 131
auto[1] 1231340 1 T36 133 T37 44 T38 421



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1141786 1 T35 80 T36 50 T37 74
auto[0] auto[1] 617369 1 T36 64 T37 22 T38 179
auto[1] auto[0] 936518 1 T36 61 T37 57 T38 235
auto[1] auto[1] 613971 1 T36 69 T37 22 T38 242


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1760722 1 T35 80 T36 120 T37 58
auto[1] 1548922 1 T36 124 T37 117 T38 452



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2076075 1 T35 80 T36 135 T37 108
auto[1] 1233569 1 T36 109 T37 67 T38 357



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1140473 1 T35 80 T36 61 T37 32
auto[0] auto[1] 620249 1 T36 59 T37 26 T38 182
auto[1] auto[0] 935602 1 T36 74 T37 76 T38 277
auto[1] auto[1] 613320 1 T36 50 T37 41 T38 175


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1763382 1 T35 80 T36 122 T37 94
auto[1] 1546262 1 T36 122 T37 81 T38 494



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2073181 1 T35 80 T36 140 T37 140
auto[1] 1236463 1 T36 104 T37 35 T38 409



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1141364 1 T35 80 T36 79 T37 76
auto[0] auto[1] 622018 1 T36 43 T37 18 T38 197
auto[1] auto[0] 931817 1 T36 61 T37 64 T38 282
auto[1] auto[1] 614445 1 T36 61 T37 17 T38 212


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1761810 1 T35 80 T36 128 T37 96
auto[1] 1547834 1 T36 116 T37 79 T38 457



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2077248 1 T35 80 T36 134 T37 135
auto[1] 1232396 1 T36 110 T37 40 T38 415



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1142702 1 T35 80 T36 72 T37 74
auto[0] auto[1] 619108 1 T36 56 T37 22 T38 205
auto[1] auto[0] 934546 1 T36 62 T37 61 T38 247
auto[1] auto[1] 613288 1 T36 54 T37 18 T38 210


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1764080 1 T35 80 T36 98 T37 94
auto[1] 1545564 1 T36 146 T37 81 T38 512



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2074410 1 T35 80 T36 100 T37 120
auto[1] 1235234 1 T36 144 T37 55 T38 428



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1142623 1 T35 80 T36 42 T37 66
auto[0] auto[1] 621457 1 T36 56 T37 28 T38 199
auto[1] auto[0] 931787 1 T36 58 T37 54 T38 283
auto[1] auto[1] 613777 1 T36 88 T37 27 T38 229


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1766205 1 T35 80 T36 108 T37 92
auto[1] 1543439 1 T36 136 T37 83 T38 559



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2077493 1 T35 80 T36 126 T37 137
auto[1] 1232151 1 T36 118 T37 38 T38 470



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1143578 1 T35 80 T36 54 T37 67
auto[0] auto[1] 622627 1 T36 54 T37 25 T38 180
auto[1] auto[0] 933915 1 T36 72 T37 70 T38 269
auto[1] auto[1] 609524 1 T36 64 T37 13 T38 290


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1765275 1 T35 80 T36 142 T37 58
auto[1] 1544369 1 T36 102 T37 117 T38 480



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2083528 1 T35 80 T36 118 T37 130
auto[1] 1226116 1 T36 126 T37 45 T38 425



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1146998 1 T35 80 T36 69 T37 47
auto[0] auto[1] 618277 1 T36 73 T37 11 T38 199
auto[1] auto[0] 936530 1 T36 49 T37 83 T38 254
auto[1] auto[1] 607839 1 T36 53 T37 34 T38 226


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1764202 1 T35 80 T36 134 T37 98
auto[1] 1545442 1 T36 110 T37 77 T38 423



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2081744 1 T35 80 T36 103 T37 137
auto[1] 1227900 1 T36 141 T37 38 T38 437



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1146160 1 T35 80 T36 57 T37 82
auto[0] auto[1] 618042 1 T36 77 T37 16 T38 258
auto[1] auto[0] 935584 1 T36 46 T37 55 T38 244
auto[1] auto[1] 609858 1 T36 64 T37 22 T38 179


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1762878 1 T35 80 T36 124 T37 71
auto[1] 1546766 1 T36 120 T37 104 T38 407



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2082975 1 T35 80 T36 131 T37 130
auto[1] 1226669 1 T36 113 T37 45 T38 324



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1145850 1 T35 80 T36 67 T37 53
auto[0] auto[1] 617028 1 T36 57 T37 18 T38 191
auto[1] auto[0] 937125 1 T36 64 T37 77 T38 274
auto[1] auto[1] 609641 1 T36 56 T37 27 T38 133


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1763801 1 T35 80 T36 118 T37 121
auto[1] 1545843 1 T36 126 T37 54 T38 439



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2082122 1 T35 80 T36 128 T37 145
auto[1] 1227522 1 T36 116 T37 30 T38 459



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1143939 1 T35 80 T36 64 T37 104
auto[0] auto[1] 619862 1 T36 54 T37 17 T38 273
auto[1] auto[0] 938183 1 T36 64 T37 41 T38 253
auto[1] auto[1] 607660 1 T36 62 T37 13 T38 186


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1761348 1 T35 80 T36 112 T37 87
auto[1] 1548296 1 T36 132 T37 88 T38 485



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2076864 1 T35 80 T36 116 T37 129
auto[1] 1232780 1 T36 128 T37 46 T38 380



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1140529 1 T35 80 T36 56 T37 65
auto[0] auto[1] 620819 1 T36 56 T37 22 T38 198
auto[1] auto[0] 936335 1 T36 60 T37 64 T38 303
auto[1] auto[1] 611961 1 T36 72 T37 24 T38 182


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1762736 1 T35 80 T36 122 T37 105
auto[1] 1546908 1 T36 122 T37 70 T38 474



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2079882 1 T35 80 T36 122 T37 144
auto[1] 1229762 1 T36 122 T37 31 T38 382



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1143541 1 T35 80 T36 59 T37 86
auto[0] auto[1] 619195 1 T36 63 T37 19 T38 188
auto[1] auto[0] 936341 1 T36 63 T37 58 T38 280
auto[1] auto[1] 610567 1 T36 59 T37 12 T38 194


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1760368 1 T35 80 T36 132 T37 134
auto[1] 1549276 1 T36 112 T37 41 T38 497



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2080603 1 T35 80 T36 115 T37 142
auto[1] 1229041 1 T36 129 T37 33 T38 390



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1142274 1 T35 80 T36 64 T37 111
auto[0] auto[1] 618094 1 T36 68 T37 23 T38 184
auto[1] auto[0] 938329 1 T36 51 T37 31 T38 291
auto[1] auto[1] 610947 1 T36 61 T37 10 T38 206


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1762637 1 T35 80 T36 128 T37 78
auto[1] 1547007 1 T36 116 T37 97 T38 467



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2081477 1 T35 80 T36 117 T37 152
auto[1] 1228167 1 T36 127 T37 23 T38 474



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1144687 1 T35 80 T36 68 T37 72
auto[0] auto[1] 617950 1 T36 60 T37 6 T38 231
auto[1] auto[0] 936790 1 T36 49 T37 80 T38 224
auto[1] auto[1] 610217 1 T36 67 T37 17 T38 243


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1760192 1 T35 80 T36 122 T37 97
auto[1] 1549452 1 T36 122 T37 78 T38 454



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2082995 1 T35 80 T36 133 T37 138
auto[1] 1226649 1 T36 111 T37 37 T38 364



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1144133 1 T35 80 T36 65 T37 78
auto[0] auto[1] 616059 1 T36 57 T37 19 T38 190
auto[1] auto[0] 938862 1 T36 68 T37 60 T38 280
auto[1] auto[1] 610590 1 T36 54 T37 18 T38 174


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1765030 1 T35 80 T36 154 T37 72
auto[1] 1544614 1 T36 90 T37 103 T38 487



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2083230 1 T35 80 T36 116 T37 127
auto[1] 1226414 1 T36 128 T37 48 T38 461



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1146592 1 T35 80 T36 67 T37 54
auto[0] auto[1] 618438 1 T36 87 T37 18 T38 210
auto[1] auto[0] 936638 1 T36 49 T37 73 T38 236
auto[1] auto[1] 607976 1 T36 41 T37 30 T38 251


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1761245 1 T35 80 T36 124 T37 72
auto[1] 1548399 1 T36 120 T37 103 T38 537



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2082488 1 T35 80 T36 109 T37 145
auto[1] 1227156 1 T36 135 T37 30 T38 390



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1145729 1 T35 80 T36 56 T37 59
auto[0] auto[1] 615516 1 T36 68 T37 13 T38 180
auto[1] auto[0] 936759 1 T36 53 T37 86 T38 327
auto[1] auto[1] 611640 1 T36 67 T37 17 T38 210


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1765896 1 T35 80 T36 126 T37 105
auto[1] 1543748 1 T36 118 T37 70 T38 484



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2078944 1 T35 80 T36 130 T37 118
auto[1] 1230700 1 T36 114 T37 57 T38 460



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1145890 1 T35 80 T36 68 T37 75
auto[0] auto[1] 620006 1 T36 58 T37 30 T38 226
auto[1] auto[0] 933054 1 T36 62 T37 43 T38 250
auto[1] auto[1] 610694 1 T36 56 T37 27 T38 234


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1760212 1 T35 80 T36 124 T37 77
auto[1] 1549432 1 T36 120 T37 98 T38 467



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2081735 1 T35 80 T36 108 T37 127
auto[1] 1227909 1 T36 136 T37 48 T38 428



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1143902 1 T35 80 T36 59 T37 60
auto[0] auto[1] 616310 1 T36 65 T37 17 T38 197
auto[1] auto[0] 937833 1 T36 49 T37 67 T38 236
auto[1] auto[1] 611599 1 T36 71 T37 31 T38 231


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1765929 1 T35 80 T36 116 T37 90
auto[1] 1543715 1 T36 128 T37 85 T38 442



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2084878 1 T35 80 T36 136 T37 123
auto[1] 1224766 1 T36 108 T37 52 T38 394



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1148639 1 T35 80 T36 70 T37 63
auto[0] auto[1] 617290 1 T36 46 T37 27 T38 215
auto[1] auto[0] 936239 1 T36 66 T37 60 T38 263
auto[1] auto[1] 607476 1 T36 62 T37 25 T38 179


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1765166 1 T35 80 T36 128 T37 85
auto[1] 1544478 1 T36 116 T37 90 T38 536



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2078571 1 T35 80 T36 117 T37 124
auto[1] 1231073 1 T36 127 T37 51 T38 460



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1144843 1 T35 80 T36 62 T37 69
auto[0] auto[1] 620323 1 T36 66 T37 16 T38 203
auto[1] auto[0] 933728 1 T36 55 T37 55 T38 279
auto[1] auto[1] 610750 1 T36 61 T37 35 T38 257


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1759800 1 T35 80 T36 116 T37 73
auto[1] 1549844 1 T36 128 T37 102 T38 424



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2074485 1 T35 80 T36 105 T37 128
auto[1] 1235159 1 T36 139 T37 47 T38 398



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1139336 1 T35 80 T36 49 T37 63
auto[0] auto[1] 620464 1 T36 67 T37 10 T38 213
auto[1] auto[0] 935149 1 T36 56 T37 65 T38 239
auto[1] auto[1] 614695 1 T36 72 T37 37 T38 185


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1767196 1 T35 80 T36 136 T37 92
auto[1] 1542448 1 T36 108 T37 83 T38 487



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2084096 1 T35 80 T36 115 T37 122
auto[1] 1225548 1 T36 129 T37 53 T38 445



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1149523 1 T35 80 T36 68 T37 74
auto[0] auto[1] 617673 1 T36 68 T37 18 T38 210
auto[1] auto[0] 934573 1 T36 47 T37 48 T38 252
auto[1] auto[1] 607875 1 T36 61 T37 35 T38 235


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1765156 1 T35 80 T36 136 T37 93
auto[1] 1544488 1 T36 108 T37 82 T38 528



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2083026 1 T35 80 T36 124 T37 145
auto[1] 1226618 1 T36 120 T37 30 T38 447



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1145957 1 T35 80 T36 66 T37 72
auto[0] auto[1] 619199 1 T36 70 T37 21 T38 201
auto[1] auto[0] 937069 1 T36 58 T37 73 T38 282
auto[1] auto[1] 607419 1 T36 50 T37 9 T38 246


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1759775 1 T35 80 T36 112 T37 112
auto[1] 1549869 1 T36 132 T37 63 T38 486



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2074674 1 T35 80 T36 127 T37 135
auto[1] 1234970 1 T36 117 T37 40 T38 404

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%