Group : cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv



Summary for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 36 0 36 100.00
Crosses 128 0 128 100.00


Variables for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 32 0 32 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_cg_cc 128 0 128 100.00 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 32 0 32 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 17407915 1 T33 172 T1 79 T11 1733
all_values[1] 17407915 1 T33 172 T1 79 T11 1733
all_values[2] 17407915 1 T33 172 T1 79 T11 1733
all_values[3] 17407915 1 T33 172 T1 79 T11 1733
all_values[4] 17407915 1 T33 172 T1 79 T11 1733
all_values[5] 17407915 1 T33 172 T1 79 T11 1733
all_values[6] 17407915 1 T33 172 T1 79 T11 1733
all_values[7] 17407915 1 T33 172 T1 79 T11 1733
all_values[8] 17407915 1 T33 172 T1 79 T11 1733
all_values[9] 17407915 1 T33 172 T1 79 T11 1733
all_values[10] 17407915 1 T33 172 T1 79 T11 1733
all_values[11] 17407915 1 T33 172 T1 79 T11 1733
all_values[12] 17407915 1 T33 172 T1 79 T11 1733
all_values[13] 17407915 1 T33 172 T1 79 T11 1733
all_values[14] 17407915 1 T33 172 T1 79 T11 1733
all_values[15] 17407915 1 T33 172 T1 79 T11 1733
all_values[16] 17407915 1 T33 172 T1 79 T11 1733
all_values[17] 17407915 1 T33 172 T1 79 T11 1733
all_values[18] 17407915 1 T33 172 T1 79 T11 1733
all_values[19] 17407915 1 T33 172 T1 79 T11 1733
all_values[20] 17407915 1 T33 172 T1 79 T11 1733
all_values[21] 17407915 1 T33 172 T1 79 T11 1733
all_values[22] 17407915 1 T33 172 T1 79 T11 1733
all_values[23] 17407915 1 T33 172 T1 79 T11 1733
all_values[24] 17407915 1 T33 172 T1 79 T11 1733
all_values[25] 17407915 1 T33 172 T1 79 T11 1733
all_values[26] 17407915 1 T33 172 T1 79 T11 1733
all_values[27] 17407915 1 T33 172 T1 79 T11 1733
all_values[28] 17407915 1 T33 172 T1 79 T11 1733
all_values[29] 17407915 1 T33 172 T1 79 T11 1733
all_values[30] 17407915 1 T33 172 T1 79 T11 1733
all_values[31] 17407915 1 T33 172 T1 79 T11 1733



Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 314080269 1 T33 2985 T1 1717 T11 55456
auto[1] 242973011 1 T33 2519 T1 811 T14 124512



Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 117867985 1 T33 1273 T1 1482 T11 55456
auto[1] 439185295 1 T33 4231 T1 1046 T14 223464



Summary for Cross intr_cg_cc

Samples crossed: cp_intr cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 128 0 128 100.00


Automatically Generated Cross Bins for intr_cg_cc

Bins
cp_intrcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] 2947626 1 T33 30 T1 38 T11 1733
all_values[0] auto[0] auto[1] 6851368 1 T33 46 T1 22 T14 35410
all_values[0] auto[1] auto[0] 727563 1 T33 11 T1 9 T14 4215
all_values[0] auto[1] auto[1] 6881358 1 T33 85 T1 10 T14 34702
all_values[1] auto[0] auto[0] 2955277 1 T33 26 T1 32 T11 1733
all_values[1] auto[0] auto[1] 6874522 1 T33 46 T1 4 T14 34135
all_values[1] auto[1] auto[0] 736287 1 T33 23 T1 15 T14 5028
all_values[1] auto[1] auto[1] 6841829 1 T33 77 T1 28 T14 34504
all_values[2] auto[0] auto[0] 2943986 1 T33 29 T1 31 T11 1733
all_values[2] auto[0] auto[1] 6880512 1 T33 77 T1 9 T14 33945
all_values[2] auto[1] auto[0] 726489 1 T33 13 T1 18 T14 4042
all_values[2] auto[1] auto[1] 6856928 1 T33 53 T1 21 T14 35982
all_values[3] auto[0] auto[0] 2951931 1 T33 23 T1 27 T11 1733
all_values[3] auto[0] auto[1] 6879934 1 T33 80 T1 22 T14 35309
all_values[3] auto[1] auto[0] 728792 1 T33 15 T1 19 T14 4422
all_values[3] auto[1] auto[1] 6847258 1 T33 54 T1 11 T14 34282
all_values[4] auto[0] auto[0] 2950185 1 T33 9 T1 35 T11 1733
all_values[4] auto[0] auto[1] 6849611 1 T33 43 T1 22 T14 35940
all_values[4] auto[1] auto[0] 729612 1 T33 11 T1 12 T14 3936
all_values[4] auto[1] auto[1] 6878507 1 T33 109 T1 10 T14 34086
all_values[5] auto[0] auto[0] 2937568 1 T33 35 T1 28 T11 1733
all_values[5] auto[0] auto[1] 6859635 1 T33 52 T1 25 T14 35971
all_values[5] auto[1] auto[0] 729907 1 T33 21 T1 8 T14 4201
all_values[5] auto[1] auto[1] 6880805 1 T33 64 T1 18 T14 33790
all_values[6] auto[0] auto[0] 2938067 1 T33 18 T1 26 T11 1733
all_values[6] auto[0] auto[1] 6837574 1 T33 47 T1 18 T14 33196
all_values[6] auto[1] auto[0] 736645 1 T33 21 T1 18 T14 4024
all_values[6] auto[1] auto[1] 6895629 1 T33 86 T1 17 T14 36821
all_values[7] auto[0] auto[0] 2954790 1 T33 17 T1 32 T11 1733
all_values[7] auto[0] auto[1] 6841248 1 T33 127 T1 19 T14 36155
all_values[7] auto[1] auto[0] 732049 1 T33 11 T1 12 T14 4298
all_values[7] auto[1] auto[1] 6879828 1 T33 17 T1 16 T14 33135
all_values[8] auto[0] auto[0] 2944759 1 T33 22 T1 40 T11 1733
all_values[8] auto[0] auto[1] 6871177 1 T33 68 T1 20 T14 35949
all_values[8] auto[1] auto[0] 723985 1 T33 25 T1 9 T14 4227
all_values[8] auto[1] auto[1] 6867994 1 T33 57 T1 10 T14 33960
all_values[9] auto[0] auto[0] 2956980 1 T33 11 T1 35 T11 1733
all_values[9] auto[0] auto[1] 6861350 1 T33 32 T1 20 T14 35031
all_values[9] auto[1] auto[0] 734094 1 T33 12 T1 4 T14 3825
all_values[9] auto[1] auto[1] 6855491 1 T33 117 T1 20 T14 35272
all_values[10] auto[0] auto[0] 2952096 1 T33 37 T1 42 T11 1733
all_values[10] auto[0] auto[1] 6876631 1 T33 60 T1 17 T14 33899
all_values[10] auto[1] auto[0] 743562 1 T33 13 T1 4 T14 4318
all_values[10] auto[1] auto[1] 6835626 1 T33 62 T1 16 T14 35780
all_values[11] auto[0] auto[0] 2947974 1 T33 17 T1 42 T11 1733
all_values[11] auto[0] auto[1] 6860680 1 T33 66 T1 12 T14 35082
all_values[11] auto[1] auto[0] 727091 1 T33 22 T1 16 T14 4183
all_values[11] auto[1] auto[1] 6872170 1 T33 67 T1 9 T14 34717
all_values[12] auto[0] auto[0] 2961652 1 T33 54 T1 39 T11 1733
all_values[12] auto[0] auto[1] 6862736 1 T33 112 T1 14 T14 35950
all_values[12] auto[1] auto[0] 735772 1 T33 6 T1 2 T14 4164
all_values[12] auto[1] auto[1] 6847755 1 T1 24 T14 33435 T15 1445
all_values[13] auto[0] auto[0] 2948790 1 T33 45 T1 29 T11 1733
all_values[13] auto[0] auto[1] 6865332 1 T33 48 T1 26 T14 35027
all_values[13] auto[1] auto[0] 732120 1 T33 19 T1 12 T14 3990
all_values[13] auto[1] auto[1] 6861673 1 T33 60 T1 12 T14 35433
all_values[14] auto[0] auto[0] 2954440 1 T33 43 T1 32 T11 1733
all_values[14] auto[0] auto[1] 6821500 1 T33 61 T1 25 T14 34283
all_values[14] auto[1] auto[0] 734604 1 T33 9 T1 16 T14 4339
all_values[14] auto[1] auto[1] 6897371 1 T33 59 T1 6 T14 35801
all_values[15] auto[0] auto[0] 2951808 1 T33 6 T1 46 T11 1733
all_values[15] auto[0] auto[1] 6868696 1 T33 67 T1 19 T14 34352
all_values[15] auto[1] auto[0] 729408 1 T33 10 T1 7 T14 4005
all_values[15] auto[1] auto[1] 6858003 1 T33 89 T1 7 T14 35452
all_values[16] auto[0] auto[0] 2957122 1 T33 18 T1 38 T11 1733
all_values[16] auto[0] auto[1] 6867807 1 T33 69 T1 16 T14 35889
all_values[16] auto[1] auto[0] 734587 1 T33 21 T1 13 T14 4172
all_values[16] auto[1] auto[1] 6848399 1 T33 64 T1 12 T14 34076
all_values[17] auto[0] auto[0] 2934707 1 T33 35 T1 28 T11 1733
all_values[17] auto[0] auto[1] 6879026 1 T33 91 T1 20 T14 31834
all_values[17] auto[1] auto[0] 738786 1 T33 9 T1 18 T14 4610
all_values[17] auto[1] auto[1] 6855396 1 T33 37 T1 13 T14 38029
all_values[18] auto[0] auto[0] 2939374 1 T33 23 T1 29 T11 1733
all_values[18] auto[0] auto[1] 6853831 1 T33 47 T1 13 T14 35171
all_values[18] auto[1] auto[0] 731876 1 T33 9 T1 12 T14 3914
all_values[18] auto[1] auto[1] 6882834 1 T33 93 T1 25 T14 35357
all_values[19] auto[0] auto[0] 2940710 1 T33 21 T1 49 T11 1733
all_values[19] auto[0] auto[1] 6859828 1 T33 68 T1 4 T14 34080
all_values[19] auto[1] auto[0] 736055 1 T33 2 T1 10 T14 4370
all_values[19] auto[1] auto[1] 6871322 1 T33 81 T1 16 T14 35601
all_values[20] auto[0] auto[0] 2955946 1 T33 30 T1 31 T11 1733
all_values[20] auto[0] auto[1] 6867955 1 T33 37 T1 13 T14 36472
all_values[20] auto[1] auto[0] 737568 1 T33 36 T1 19 T14 3959
all_values[20] auto[1] auto[1] 6846446 1 T33 69 T1 16 T14 33671
all_values[21] auto[0] auto[0] 2952816 1 T33 28 T1 30 T11 1733
all_values[21] auto[0] auto[1] 6893228 1 T33 68 T1 29 T14 37503
all_values[21] auto[1] auto[0] 723051 1 T33 4 T1 4 T14 4641
all_values[21] auto[1] auto[1] 6838820 1 T33 72 T1 16 T14 31973
all_values[22] auto[0] auto[0] 2952641 1 T33 31 T1 38 T11 1733
all_values[22] auto[0] auto[1] 6844746 1 T33 84 T1 29 T14 34317
all_values[22] auto[1] auto[0] 728163 1 T33 8 T1 5 T14 4135
all_values[22] auto[1] auto[1] 6882365 1 T33 49 T1 7 T14 35014
all_values[23] auto[0] auto[0] 2955947 1 T33 27 T1 35 T11 1733
all_values[23] auto[0] auto[1] 6879779 1 T33 93 T1 19 T14 34668
all_values[23] auto[1] auto[0] 721551 1 T33 7 T1 12 T14 3935
all_values[23] auto[1] auto[1] 6850638 1 T33 45 T1 13 T14 35411
all_values[24] auto[0] auto[0] 2956562 1 T33 14 T1 36 T11 1733
all_values[24] auto[0] auto[1] 6862680 1 T33 40 T1 22 T14 35535
all_values[24] auto[1] auto[0] 739402 1 T33 30 T1 6 T14 4417
all_values[24] auto[1] auto[1] 6849271 1 T33 88 T1 15 T14 33368
all_values[25] auto[0] auto[0] 2944739 1 T33 22 T1 32 T11 1733
all_values[25] auto[0] auto[1] 6869532 1 T33 67 T1 8 T14 34545
all_values[25] auto[1] auto[0] 733604 1 T33 6 T1 13 T14 3857
all_values[25] auto[1] auto[1] 6860040 1 T33 77 T1 26 T14 36138
all_values[26] auto[0] auto[0] 2956153 1 T33 30 T1 33 T11 1733
all_values[26] auto[0] auto[1] 6864461 1 T33 55 T1 29 T14 34735
all_values[26] auto[1] auto[0] 747510 1 T33 20 T1 13 T14 3931
all_values[26] auto[1] auto[1] 6839791 1 T33 67 T1 4 T14 35542
all_values[27] auto[0] auto[0] 2955133 1 T33 31 T1 35 T11 1733
all_values[27] auto[0] auto[1] 6889889 1 T33 98 T1 32 T14 36135
all_values[27] auto[1] auto[0] 728967 1 T33 4 T1 5 T14 3797
all_values[27] auto[1] auto[1] 6833926 1 T33 39 T1 7 T14 34225
all_values[28] auto[0] auto[0] 2955410 1 T33 25 T1 38 T11 1733
all_values[28] auto[0] auto[1] 6899225 1 T33 45 T1 8 T14 36913
all_values[28] auto[1] auto[0] 732254 1 T33 21 T1 20 T14 4268
all_values[28] auto[1] auto[1] 6821026 1 T33 81 T1 13 T14 32997
all_values[29] auto[0] auto[0] 2953507 1 T33 29 T1 41 T11 1733
all_values[29] auto[0] auto[1] 6856293 1 T33 71 T1 13 T14 36991
all_values[29] auto[1] auto[0] 734004 1 T33 24 T1 9 T14 3972
all_values[29] auto[1] auto[1] 6864111 1 T33 48 T1 16 T14 32934
all_values[30] auto[0] auto[0] 2956268 1 T33 7 T1 33 T11 1733
all_values[30] auto[0] auto[1] 6867945 1 T33 86 T1 25 T14 34083
all_values[30] auto[1] auto[0] 741262 1 T33 8 T1 11 T14 4693
all_values[30] auto[1] auto[1] 6842440 1 T33 71 T1 10 T14 35043
all_values[31] auto[0] auto[0] 2947476 1 T33 29 T1 49 T11 1733
all_values[31] auto[0] auto[1] 6849098 1 T33 112 T1 14 T14 34946
all_values[31] auto[1] auto[0] 738925 1 T1 2 T14 4040 T15 113
all_values[31] auto[1] auto[1] 6872416 1 T33 31 T1 14 T14 34661

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%