dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2554147 1 T33 55 T1 28 T12 98
auto[1] 2233177 1 T1 39 T12 88 T13 206



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3017660 1 T33 55 T1 53 T12 86
auto[1] 1769664 1 T1 14 T12 100 T13 196



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1661816 1 T33 55 T1 28 T12 44
auto[0] auto[1] 892331 1 T12 54 T13 87 T14 3903
auto[1] auto[0] 1355844 1 T1 25 T12 42 T13 97
auto[1] auto[1] 877333 1 T1 14 T12 46 T13 109


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2554635 1 T33 55 T1 45 T12 90
auto[1] 2232689 1 T1 22 T12 96 T13 192



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3015305 1 T33 55 T1 59 T12 92
auto[1] 1772019 1 T1 8 T12 94 T13 196



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1661122 1 T33 55 T1 40 T12 45
auto[0] auto[1] 893513 1 T1 5 T12 45 T13 90
auto[1] auto[0] 1354183 1 T1 19 T12 47 T13 86
auto[1] auto[1] 878506 1 T1 3 T12 49 T13 106


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2555918 1 T33 55 T1 48 T12 92
auto[1] 2231406 1 T1 19 T12 94 T13 202



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3015400 1 T33 55 T1 62 T12 108
auto[1] 1771924 1 T1 5 T12 78 T13 193



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1663552 1 T33 55 T1 46 T12 51
auto[0] auto[1] 892366 1 T1 2 T12 41 T13 91
auto[1] auto[0] 1351848 1 T1 16 T12 57 T13 100
auto[1] auto[1] 879558 1 T1 3 T12 37 T13 102


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2557604 1 T33 55 T1 25 T12 94
auto[1] 2229720 1 T1 42 T12 92 T13 178



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3018723 1 T33 55 T1 57 T12 109
auto[1] 1768601 1 T1 10 T12 77 T13 189



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1665641 1 T33 55 T1 23 T12 60
auto[0] auto[1] 891963 1 T1 2 T12 34 T13 96
auto[1] auto[0] 1353082 1 T1 34 T12 49 T13 85
auto[1] auto[1] 876638 1 T1 8 T12 43 T13 93


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2554754 1 T33 55 T1 44 T12 104
auto[1] 2232570 1 T1 23 T12 82 T13 194



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3017609 1 T33 55 T1 60 T12 114
auto[1] 1769715 1 T1 7 T12 72 T13 170



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1663752 1 T33 55 T1 44 T12 69
auto[0] auto[1] 891002 1 T12 35 T13 88 T14 3909
auto[1] auto[0] 1353857 1 T1 16 T12 45 T13 112
auto[1] auto[1] 878713 1 T1 7 T12 37 T13 82


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2554010 1 T33 55 T1 36 T12 96
auto[1] 2233314 1 T1 31 T12 90 T13 184



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3014790 1 T33 55 T1 63 T12 102
auto[1] 1772534 1 T1 4 T12 84 T13 184



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1662033 1 T33 55 T1 34 T12 56
auto[0] auto[1] 891977 1 T1 2 T12 40 T13 88
auto[1] auto[0] 1352757 1 T1 29 T12 46 T13 88
auto[1] auto[1] 880557 1 T1 2 T12 44 T13 96


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2554751 1 T33 55 T1 33 T12 92
auto[1] 2232573 1 T1 34 T12 94 T13 206



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3018914 1 T33 55 T1 62 T12 99
auto[1] 1768410 1 T1 5 T12 87 T13 208



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1662552 1 T33 55 T1 31 T12 49
auto[0] auto[1] 892199 1 T1 2 T12 43 T13 91
auto[1] auto[0] 1356362 1 T1 31 T12 50 T13 89
auto[1] auto[1] 876211 1 T1 3 T12 44 T13 117


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2552361 1 T33 55 T1 48 T12 80
auto[1] 2234963 1 T1 19 T12 106 T13 182



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3020338 1 T33 55 T1 57 T12 83
auto[1] 1766986 1 T1 10 T12 103 T13 188



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1663615 1 T33 55 T1 43 T12 36
auto[0] auto[1] 888746 1 T1 5 T12 44 T13 91
auto[1] auto[0] 1356723 1 T1 14 T12 47 T13 85
auto[1] auto[1] 878240 1 T1 5 T12 59 T13 97


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2555214 1 T33 55 T1 31 T12 100
auto[1] 2232110 1 T1 36 T12 86 T13 192



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3025425 1 T33 55 T1 59 T12 91
auto[1] 1761899 1 T1 8 T12 95 T13 197



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1668761 1 T33 55 T1 30 T12 50
auto[0] auto[1] 886453 1 T1 1 T12 50 T13 96
auto[1] auto[0] 1356664 1 T1 29 T12 41 T13 91
auto[1] auto[1] 875446 1 T1 7 T12 45 T13 101


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2551824 1 T33 55 T1 39 T12 98
auto[1] 2235500 1 T1 28 T12 88 T13 220



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3025297 1 T33 55 T1 58 T12 77
auto[1] 1762027 1 T1 9 T12 109 T13 201



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1664770 1 T33 55 T1 36 T12 39
auto[0] auto[1] 887054 1 T1 3 T12 59 T13 90
auto[1] auto[0] 1360527 1 T1 22 T12 38 T13 109
auto[1] auto[1] 874973 1 T1 6 T12 50 T13 111


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2554209 1 T33 55 T1 40 T12 90
auto[1] 2233115 1 T1 27 T12 96 T13 214



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3027841 1 T33 55 T1 51 T12 112
auto[1] 1759483 1 T1 16 T12 74 T13 182



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1669088 1 T33 55 T1 39 T12 56
auto[0] auto[1] 885121 1 T1 1 T12 34 T13 77
auto[1] auto[0] 1358753 1 T1 12 T12 56 T13 109
auto[1] auto[1] 874362 1 T1 15 T12 40 T13 105


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2555045 1 T33 55 T1 38 T12 100
auto[1] 2232279 1 T1 29 T12 86 T13 178



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3025682 1 T33 55 T1 66 T12 96
auto[1] 1761642 1 T1 1 T12 90 T13 204



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1669524 1 T33 55 T1 38 T12 53
auto[0] auto[1] 885521 1 T12 47 T13 99 T14 3779
auto[1] auto[0] 1356158 1 T1 28 T12 43 T13 73
auto[1] auto[1] 876121 1 T1 1 T12 43 T13 105


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2552179 1 T33 55 T1 39 T12 88
auto[1] 2235145 1 T1 28 T12 98 T13 208



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3016253 1 T33 55 T1 52 T12 94
auto[1] 1771071 1 T1 15 T12 92 T13 204



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1662409 1 T33 55 T1 36 T12 43
auto[0] auto[1] 889770 1 T1 3 T12 45 T13 97
auto[1] auto[0] 1353844 1 T1 16 T12 51 T13 101
auto[1] auto[1] 881301 1 T1 12 T12 47 T13 107


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2553660 1 T33 55 T1 52 T12 106
auto[1] 2233664 1 T1 15 T12 80 T13 206



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3026588 1 T33 55 T1 56 T12 90
auto[1] 1760736 1 T1 11 T12 96 T13 192



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1667640 1 T33 55 T1 43 T12 52
auto[0] auto[1] 886020 1 T1 9 T12 54 T13 86
auto[1] auto[0] 1358948 1 T1 13 T12 38 T13 100
auto[1] auto[1] 874716 1 T1 2 T12 42 T13 106


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2556502 1 T33 55 T1 49 T12 92
auto[1] 2230822 1 T1 18 T12 94 T13 194



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3026751 1 T33 55 T1 55 T12 101
auto[1] 1760573 1 T1 12 T12 85 T13 198



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1669526 1 T33 55 T1 41 T12 52
auto[0] auto[1] 886976 1 T1 8 T12 40 T13 100
auto[1] auto[0] 1357225 1 T1 14 T12 49 T13 96
auto[1] auto[1] 873597 1 T1 4 T12 45 T13 98


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2554830 1 T33 55 T1 44 T12 106
auto[1] 2232494 1 T1 23 T12 80 T13 188



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3022554 1 T33 55 T1 54 T12 104
auto[1] 1764770 1 T1 13 T12 82 T13 189



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1665588 1 T33 55 T1 42 T12 58
auto[0] auto[1] 889242 1 T1 2 T12 48 T13 96
auto[1] auto[0] 1356966 1 T1 12 T12 46 T13 95
auto[1] auto[1] 875528 1 T1 11 T12 34 T13 93


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2555974 1 T33 55 T1 37 T12 102
auto[1] 2231350 1 T1 30 T12 84 T13 204



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3025122 1 T33 55 T1 59 T12 86
auto[1] 1762202 1 T1 8 T12 100 T13 192



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1667876 1 T33 55 T1 32 T12 50
auto[0] auto[1] 888098 1 T1 5 T12 52 T13 87
auto[1] auto[0] 1357246 1 T1 27 T12 36 T13 99
auto[1] auto[1] 874104 1 T1 3 T12 48 T13 105


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2557081 1 T33 55 T1 48 T12 76
auto[1] 2230243 1 T1 19 T12 110 T13 172



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3024816 1 T33 55 T1 58 T12 92
auto[1] 1762508 1 T1 9 T12 94 T13 197



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1668039 1 T33 55 T1 43 T12 41
auto[0] auto[1] 889042 1 T1 5 T12 35 T13 110
auto[1] auto[0] 1356777 1 T1 15 T12 51 T13 85
auto[1] auto[1] 873466 1 T1 4 T12 59 T13 87


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2560157 1 T33 55 T1 57 T12 96
auto[1] 2227167 1 T1 10 T12 90 T13 200



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3026163 1 T33 55 T1 60 T12 99
auto[1] 1761161 1 T1 7 T12 87 T13 223



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1671209 1 T33 55 T1 52 T12 45
auto[0] auto[1] 888948 1 T1 5 T12 51 T13 108
auto[1] auto[0] 1354954 1 T1 8 T12 54 T13 85
auto[1] auto[1] 872213 1 T1 2 T12 36 T13 115


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2553335 1 T33 55 T1 50 T12 122
auto[1] 2233989 1 T1 17 T12 64 T13 184



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3023498 1 T33 55 T1 59 T12 101
auto[1] 1763826 1 T1 8 T12 85 T13 178



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1666235 1 T33 55 T1 47 T12 64
auto[0] auto[1] 887100 1 T1 3 T12 58 T13 84
auto[1] auto[0] 1357263 1 T1 12 T12 37 T13 90
auto[1] auto[1] 876726 1 T1 5 T12 27 T13 94


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2554520 1 T33 55 T1 32 T12 86
auto[1] 2232804 1 T1 35 T12 100 T13 170



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3023436 1 T33 55 T1 54 T12 97
auto[1] 1763888 1 T1 13 T12 89 T13 174



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1665718 1 T33 55 T1 31 T12 47
auto[0] auto[1] 888802 1 T1 1 T12 39 T13 93
auto[1] auto[0] 1357718 1 T1 23 T12 50 T13 89
auto[1] auto[1] 875086 1 T1 12 T12 50 T13 81


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2556065 1 T33 55 T1 52 T12 92
auto[1] 2231259 1 T1 15 T12 94 T13 176



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3030652 1 T33 55 T1 67 T12 108
auto[1] 1756672 1 T12 78 T13 187 T14 8015



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1671691 1 T33 55 T1 52 T12 53
auto[0] auto[1] 884374 1 T12 39 T13 107 T14 3980
auto[1] auto[0] 1358961 1 T1 15 T12 55 T13 96
auto[1] auto[1] 872298 1 T12 39 T13 80 T14 4035


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2553168 1 T33 55 T1 40 T12 86
auto[1] 2234156 1 T1 27 T12 100 T13 210



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3026109 1 T33 55 T1 67 T12 97
auto[1] 1761215 1 T12 89 T13 178 T14 7816



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1667373 1 T33 55 T1 40 T12 43
auto[0] auto[1] 885795 1 T12 43 T13 76 T14 3743
auto[1] auto[0] 1358736 1 T1 27 T12 54 T13 108
auto[1] auto[1] 875420 1 T12 46 T13 102 T14 4073


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2557541 1 T33 55 T1 26 T12 94
auto[1] 2229783 1 T1 41 T12 92 T13 216



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3014753 1 T33 55 T1 55 T12 85
auto[1] 1772571 1 T1 12 T12 101 T13 193



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1664073 1 T33 55 T1 26 T12 47
auto[0] auto[1] 893468 1 T12 47 T13 89 T14 3884
auto[1] auto[0] 1350680 1 T1 29 T12 38 T13 112
auto[1] auto[1] 879103 1 T1 12 T12 54 T13 104


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2553868 1 T33 55 T1 38 T12 94
auto[1] 2233456 1 T1 29 T12 92 T13 200



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3032784 1 T33 55 T1 63 T12 91
auto[1] 1754540 1 T1 4 T12 95 T13 193



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1670836 1 T33 55 T1 38 T12 46
auto[0] auto[1] 883032 1 T12 48 T13 96 T14 3798
auto[1] auto[0] 1361948 1 T1 25 T12 45 T13 103
auto[1] auto[1] 871508 1 T1 4 T12 47 T13 97


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2552651 1 T33 55 T1 51 T12 80
auto[1] 2234673 1 T1 16 T12 106 T13 188



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3025583 1 T33 55 T1 54 T12 92
auto[1] 1761741 1 T1 13 T12 94 T13 184



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1666742 1 T33 55 T1 45 T12 41
auto[0] auto[1] 885909 1 T1 6 T12 39 T13 96
auto[1] auto[0] 1358841 1 T1 9 T12 51 T13 100
auto[1] auto[1] 875832 1 T1 7 T12 55 T13 88


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2557057 1 T33 55 T1 43 T12 84
auto[1] 2230267 1 T1 24 T12 102 T13 180



Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3016785 1 T33 55 T1 65 T12 104
auto[1] 1770539 1 T1 2 T12 82 T13 197



Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1663526 1 T33 55 T1 41 T12 52
auto[0] auto[1] 893531 1 T1 2 T12 32 T13 100
auto[1] auto[0] 1353259 1 T1 24 T12 52 T13 83
auto[1] auto[1] 877008 1 T12 50 T13 97 T14 3930

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%