Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=31}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=31}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv



Summary for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=31}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 38 0 38 100.00
Crosses 192 0 192 100.00


Variables for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=31}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 32 0 32 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2
cp_intr_test 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=31}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_test_cg_cc 192 0 192 100.00 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 32 0 32 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 15032360 1 T22 355 T23 32439 T24 156
all_values[1] 15032360 1 T22 355 T23 32439 T24 156
all_values[2] 15032360 1 T22 355 T23 32439 T24 156
all_values[3] 15032360 1 T22 355 T23 32439 T24 156
all_values[4] 15032360 1 T22 355 T23 32439 T24 156
all_values[5] 15032360 1 T22 355 T23 32439 T24 156
all_values[6] 15032360 1 T22 355 T23 32439 T24 156
all_values[7] 15032360 1 T22 355 T23 32439 T24 156
all_values[8] 15032360 1 T22 355 T23 32439 T24 156
all_values[9] 15032360 1 T22 355 T23 32439 T24 156
all_values[10] 15032360 1 T22 355 T23 32439 T24 156
all_values[11] 15032360 1 T22 355 T23 32439 T24 156
all_values[12] 15032360 1 T22 355 T23 32439 T24 156
all_values[13] 15032360 1 T22 355 T23 32439 T24 156
all_values[14] 15032360 1 T22 355 T23 32439 T24 156
all_values[15] 15032360 1 T22 355 T23 32439 T24 156
all_values[16] 15032360 1 T22 355 T23 32439 T24 156
all_values[17] 15032360 1 T22 355 T23 32439 T24 156
all_values[18] 15032360 1 T22 355 T23 32439 T24 156
all_values[19] 15032360 1 T22 355 T23 32439 T24 156
all_values[20] 15032360 1 T22 355 T23 32439 T24 156
all_values[21] 15032360 1 T22 355 T23 32439 T24 156
all_values[22] 15032360 1 T22 355 T23 32439 T24 156
all_values[23] 15032360 1 T22 355 T23 32439 T24 156
all_values[24] 15032360 1 T22 355 T23 32439 T24 156
all_values[25] 15032360 1 T22 355 T23 32439 T24 156
all_values[26] 15032360 1 T22 355 T23 32439 T24 156
all_values[27] 15032360 1 T22 355 T23 32439 T24 156
all_values[28] 15032360 1 T22 355 T23 32439 T24 156
all_values[29] 15032360 1 T22 355 T23 32439 T24 156
all_values[30] 15032360 1 T22 355 T23 32439 T24 156
all_values[31] 15032360 1 T22 355 T23 32439 T24 156



Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 278097645 1 T22 11360 T23 103804 T24 3475
auto[1] 202937875 1 T24 1517 T1 213273 T14 914544



Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 113965777 1 T22 11360 T23 103804 T24 3427
auto[1] 367069743 1 T24 1565 T1 391334 T14 164946



Summary for Variable cp_intr_test

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_test

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 475661625 1 T22 11360 T23 103804 T24 4743
auto[1] 5373895 1 T24 249 T1 63778 T14 21706



Summary for Cross intr_test_cg_cc

Samples crossed: cp_intr cp_intr_test cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 192 0 192 100.00
Automatically Generated Cross Bins 192 0 192 100.00
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for intr_test_cg_cc

Bins
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] auto[0] 2956601 1 T22 355 T23 32439 T24 77
all_values[0] auto[0] auto[0] auto[1] 5652634 1 T24 22 T1 62866 T14 24712
all_values[0] auto[0] auto[1] auto[0] 619001 1 T24 35 T1 6013 T14 2939
all_values[0] auto[0] auto[1] auto[1] 5636385 1 T24 15 T1 56797 T14 26543
all_values[0] auto[1] auto[0] auto[1] 84022 1 T24 4 T1 1042 T14 363
all_values[0] auto[1] auto[1] auto[1] 83717 1 T24 3 T1 984 T14 340
all_values[1] auto[0] auto[0] auto[0] 2946970 1 T22 355 T23 32439 T24 80
all_values[1] auto[0] auto[0] auto[1] 5672442 1 T24 24 T1 60371 T14 24528
all_values[1] auto[0] auto[1] auto[0] 614805 1 T24 31 T1 5279 T14 2891
all_values[1] auto[0] auto[1] auto[1] 5630659 1 T24 10 T1 60576 T14 26169
all_values[1] auto[1] auto[0] auto[1] 84182 1 T24 10 T1 999 T14 328
all_values[1] auto[1] auto[1] auto[1] 83302 1 T24 1 T1 952 T14 332
all_values[2] auto[0] auto[0] auto[0] 2936014 1 T22 355 T23 32439 T24 103
all_values[2] auto[0] auto[0] auto[1] 5652813 1 T24 22 T1 59525 T14 25700
all_values[2] auto[0] auto[1] auto[0] 612830 1 T24 6 T1 5690 T14 2844
all_values[2] auto[0] auto[1] auto[1] 5663063 1 T24 19 T1 60773 T14 25408
all_values[2] auto[1] auto[0] auto[1] 83670 1 T24 4 T1 966 T14 309
all_values[2] auto[1] auto[1] auto[1] 83970 1 T24 2 T1 1047 T14 338
all_values[3] auto[0] auto[0] auto[0] 2942398 1 T22 355 T23 32439 T24 94
all_values[3] auto[0] auto[0] auto[1] 5681896 1 T24 18 T1 62424 T14 27536
all_values[3] auto[0] auto[1] auto[0] 613977 1 T24 19 T1 5677 T14 2506
all_values[3] auto[0] auto[1] auto[1] 5626585 1 T24 18 T1 58366 T14 23758
all_values[3] auto[1] auto[0] auto[1] 84226 1 T24 5 T1 1020 T14 355
all_values[3] auto[1] auto[1] auto[1] 83278 1 T24 2 T1 1018 T14 333
all_values[4] auto[0] auto[0] auto[0] 2944026 1 T22 355 T23 32439 T24 78
all_values[4] auto[0] auto[0] auto[1] 5694533 1 T24 30 T1 64002 T14 25412
all_values[4] auto[0] auto[1] auto[0] 622637 1 T24 23 T1 5152 T14 2902
all_values[4] auto[0] auto[1] auto[1] 5603183 1 T24 17 T1 56800 T14 25544
all_values[4] auto[1] auto[0] auto[1] 84355 1 T24 5 T1 991 T14 303
all_values[4] auto[1] auto[1] auto[1] 83626 1 T24 3 T1 1064 T14 342
all_values[5] auto[0] auto[0] auto[0] 2949744 1 T22 355 T23 32439 T24 76
all_values[5] auto[0] auto[0] auto[1] 5649803 1 T24 24 T1 58951 T14 25568
all_values[5] auto[0] auto[1] auto[0] 621813 1 T24 34 T1 5397 T14 2749
all_values[5] auto[0] auto[1] auto[1] 5642953 1 T24 14 T1 61806 T14 25323
all_values[5] auto[1] auto[0] auto[1] 84445 1 T24 5 T1 1008 T14 352
all_values[5] auto[1] auto[1] auto[1] 83602 1 T24 3 T1 940 T14 358
all_values[6] auto[0] auto[0] auto[0] 2946396 1 T22 355 T23 32439 T24 73
all_values[6] auto[0] auto[0] auto[1] 5654202 1 T24 17 T1 58825 T14 25896
all_values[6] auto[0] auto[1] auto[0] 618128 1 T24 33 T1 5557 T14 2728
all_values[6] auto[0] auto[1] auto[1] 5646010 1 T24 26 T1 61825 T14 25099
all_values[6] auto[1] auto[0] auto[1] 84252 1 T24 3 T1 1040 T14 333
all_values[6] auto[1] auto[1] auto[1] 83372 1 T24 4 T1 974 T14 343
all_values[7] auto[0] auto[0] auto[0] 2946839 1 T22 355 T23 32439 T24 76
all_values[7] auto[0] auto[0] auto[1] 5634445 1 T24 24 T1 59639 T14 25238
all_values[7] auto[0] auto[1] auto[0] 624014 1 T24 30 T1 5586 T14 2677
all_values[7] auto[0] auto[1] auto[1] 5659301 1 T24 17 T1 61329 T14 25757
all_values[7] auto[1] auto[0] auto[1] 84059 1 T24 5 T1 1010 T14 326
all_values[7] auto[1] auto[1] auto[1] 83702 1 T24 4 T1 998 T14 334
all_values[8] auto[0] auto[0] auto[0] 2938373 1 T22 355 T23 32439 T24 78
all_values[8] auto[0] auto[0] auto[1] 5692642 1 T24 39 T1 57290 T14 26864
all_values[8] auto[0] auto[1] auto[0] 619157 1 T24 18 T1 5734 T14 2769
all_values[8] auto[0] auto[1] auto[1] 5613981 1 T24 13 T1 63101 T14 24241
all_values[8] auto[1] auto[0] auto[1] 84557 1 T24 6 T1 985 T14 372
all_values[8] auto[1] auto[1] auto[1] 83650 1 T24 2 T1 994 T14 313
all_values[9] auto[0] auto[0] auto[0] 2946299 1 T22 355 T23 32439 T24 90
all_values[9] auto[0] auto[0] auto[1] 5657859 1 T24 2 T1 63738 T14 26136
all_values[9] auto[0] auto[1] auto[0] 635205 1 T24 29 T1 6019 T14 2926
all_values[9] auto[0] auto[1] auto[1] 5625019 1 T24 27 T1 56498 T14 24623
all_values[9] auto[1] auto[0] auto[1] 83912 1 T24 3 T1 985 T14 345
all_values[9] auto[1] auto[1] auto[1] 84066 1 T24 5 T1 1049 T14 339
all_values[10] auto[0] auto[0] auto[0] 2944495 1 T22 355 T23 32439 T24 84
all_values[10] auto[0] auto[0] auto[1] 5671297 1 T24 24 T1 62377 T14 27017
all_values[10] auto[0] auto[1] auto[0] 617879 1 T24 23 T1 5481 T14 3074
all_values[10] auto[0] auto[1] auto[1] 5630548 1 T24 19 T1 57955 T14 23270
all_values[10] auto[1] auto[0] auto[1] 84105 1 T24 4 T1 1011 T14 361
all_values[10] auto[1] auto[1] auto[1] 84036 1 T24 2 T1 1013 T14 333
all_values[11] auto[0] auto[0] auto[0] 2953888 1 T22 355 T23 32439 T24 83
all_values[11] auto[0] auto[0] auto[1] 5660109 1 T24 18 T1 61687 T14 24203
all_values[11] auto[0] auto[1] auto[0] 620191 1 T24 28 T1 6927 T14 3030
all_values[11] auto[0] auto[1] auto[1] 5630558 1 T24 17 T1 57860 T14 26387
all_values[11] auto[1] auto[0] auto[1] 84314 1 T24 6 T1 985 T14 332
all_values[11] auto[1] auto[1] auto[1] 83300 1 T24 4 T1 1010 T14 378
all_values[12] auto[0] auto[0] auto[0] 2948353 1 T22 355 T23 32439 T24 79
all_values[12] auto[0] auto[0] auto[1] 5686722 1 T24 23 T1 57824 T14 24565
all_values[12] auto[0] auto[1] auto[0] 619329 1 T24 17 T1 5605 T14 3048
all_values[12] auto[0] auto[1] auto[1] 5610011 1 T24 26 T1 63037 T14 26266
all_values[12] auto[1] auto[0] auto[1] 84139 1 T24 7 T1 1002 T14 349
all_values[12] auto[1] auto[1] auto[1] 83806 1 T24 4 T1 1026 T14 324
all_values[13] auto[0] auto[0] auto[0] 2942736 1 T22 355 T23 32439 T24 70
all_values[13] auto[0] auto[0] auto[1] 5660275 1 T24 27 T1 58479 T14 26640
all_values[13] auto[0] auto[1] auto[0] 614207 1 T24 42 T1 6101 T14 2681
all_values[13] auto[0] auto[1] auto[1] 5646719 1 T24 10 T1 60850 T14 23608
all_values[13] auto[1] auto[0] auto[1] 84693 1 T24 5 T1 917 T14 356
all_values[13] auto[1] auto[1] auto[1] 83730 1 T24 2 T1 1027 T14 302
all_values[14] auto[0] auto[0] auto[0] 2945891 1 T22 355 T23 32439 T24 104
all_values[14] auto[0] auto[0] auto[1] 5653123 1 T24 23 T1 57586 T14 25463
all_values[14] auto[0] auto[1] auto[0] 619213 1 T24 11 T1 5301 T14 2848
all_values[14] auto[0] auto[1] auto[1] 5646192 1 T24 9 T1 63617 T14 25242
all_values[14] auto[1] auto[0] auto[1] 84360 1 T24 8 T1 1006 T14 334
all_values[14] auto[1] auto[1] auto[1] 83581 1 T24 1 T1 971 T14 354
all_values[15] auto[0] auto[0] auto[0] 2956315 1 T22 355 T23 32439 T24 68
all_values[15] auto[0] auto[0] auto[1] 5674921 1 T24 26 T1 55627 T14 24235
all_values[15] auto[0] auto[1] auto[0] 607522 1 T24 36 T1 5659 T14 3012
all_values[15] auto[0] auto[1] auto[1] 5625352 1 T24 19 T1 63534 T14 26367
all_values[15] auto[1] auto[0] auto[1] 84403 1 T24 4 T1 962 T14 328
all_values[15] auto[1] auto[1] auto[1] 83847 1 T24 3 T1 1030 T14 370
all_values[16] auto[0] auto[0] auto[0] 2939398 1 T22 355 T23 32439 T24 82
all_values[16] auto[0] auto[0] auto[1] 5669511 1 T24 22 T1 60282 T14 24994
all_values[16] auto[0] auto[1] auto[0] 611791 1 T24 34 T1 5265 T14 2927
all_values[16] auto[0] auto[1] auto[1] 5644037 1 T24 14 T1 60988 T14 25863
all_values[16] auto[1] auto[0] auto[1] 83920 1 T24 3 T1 987 T14 350
all_values[16] auto[1] auto[1] auto[1] 83703 1 T24 1 T1 984 T14 355
all_values[17] auto[0] auto[0] auto[0] 2943507 1 T22 355 T23 32439 T24 78
all_values[17] auto[0] auto[0] auto[1] 5654978 1 T24 11 T1 56502 T14 25710
all_values[17] auto[0] auto[1] auto[0] 610596 1 T24 32 T1 6536 T14 3278
all_values[17] auto[0] auto[1] auto[1] 5654961 1 T24 29 T1 62163 T14 24829
all_values[17] auto[1] auto[0] auto[1] 84545 1 T24 3 T1 974 T14 338
all_values[17] auto[1] auto[1] auto[1] 83773 1 T24 3 T1 1000 T14 315
all_values[18] auto[0] auto[0] auto[0] 2951673 1 T22 355 T23 32439 T24 81
all_values[18] auto[0] auto[0] auto[1] 5631175 1 T24 25 T1 59755 T14 26245
all_values[18] auto[0] auto[1] auto[0] 619642 1 T24 31 T1 6705 T14 3086
all_values[18] auto[0] auto[1] auto[1] 5661944 1 T24 8 T1 59438 T14 24849
all_values[18] auto[1] auto[0] auto[1] 84360 1 T24 7 T1 1065 T14 337
all_values[18] auto[1] auto[1] auto[1] 83566 1 T24 4 T1 957 T14 300
all_values[19] auto[0] auto[0] auto[0] 2944010 1 T22 355 T23 32439 T24 74
all_values[19] auto[0] auto[0] auto[1] 5673375 1 T24 27 T1 60587 T14 25176
all_values[19] auto[0] auto[1] auto[0] 620932 1 T24 29 T1 6471 T14 2667
all_values[19] auto[0] auto[1] auto[1] 5625986 1 T24 20 T1 58990 T14 26033
all_values[19] auto[1] auto[0] auto[1] 84057 1 T24 2 T1 931 T14 353
all_values[19] auto[1] auto[1] auto[1] 84000 1 T24 4 T1 1067 T14 350
all_values[20] auto[0] auto[0] auto[0] 2950109 1 T22 355 T23 32439 T24 84
all_values[20] auto[0] auto[0] auto[1] 5645968 1 T24 34 T1 63766 T14 26177
all_values[20] auto[0] auto[1] auto[0] 615037 1 T24 16 T1 6097 T14 3452
all_values[20] auto[0] auto[1] auto[1] 5653390 1 T24 12 T1 56233 T14 23908
all_values[20] auto[1] auto[0] auto[1] 84157 1 T24 9 T1 992 T14 375
all_values[20] auto[1] auto[1] auto[1] 83699 1 T24 1 T1 995 T14 317
all_values[21] auto[0] auto[0] auto[0] 2942026 1 T22 355 T23 32439 T24 75
all_values[21] auto[0] auto[0] auto[1] 5665607 1 T24 19 T1 59772 T14 26420
all_values[21] auto[0] auto[1] auto[0] 615423 1 T24 30 T1 5631 T14 3206
all_values[21] auto[0] auto[1] auto[1] 5641648 1 T24 19 T1 60690 T14 24036
all_values[21] auto[1] auto[0] auto[1] 84318 1 T24 7 T1 1005 T14 337
all_values[21] auto[1] auto[1] auto[1] 83338 1 T24 6 T1 964 T14 340
all_values[22] auto[0] auto[0] auto[0] 2942344 1 T22 355 T23 32439 T24 78
all_values[22] auto[0] auto[0] auto[1] 5665275 1 T24 39 T1 64514 T14 25253
all_values[22] auto[0] auto[1] auto[0] 607807 1 T24 17 T1 5134 T14 3027
all_values[22] auto[0] auto[1] auto[1] 5648869 1 T24 15 T1 56086 T14 25476
all_values[22] auto[1] auto[0] auto[1] 84086 1 T24 6 T1 1010 T14 346
all_values[22] auto[1] auto[1] auto[1] 83979 1 T24 1 T1 971 T14 339
all_values[23] auto[0] auto[0] auto[0] 2937580 1 T22 355 T23 32439 T24 77
all_values[23] auto[0] auto[0] auto[1] 5651853 1 T24 24 T1 60378 T14 25107
all_values[23] auto[0] auto[1] auto[0] 613009 1 T24 27 T1 5355 T14 3053
all_values[23] auto[0] auto[1] auto[1] 5661657 1 T24 19 T1 60817 T14 25926
all_values[23] auto[1] auto[0] auto[1] 84267 1 T24 3 T1 1022 T14 335
all_values[23] auto[1] auto[1] auto[1] 83994 1 T24 6 T1 944 T14 337
all_values[24] auto[0] auto[0] auto[0] 2949130 1 T22 355 T23 32439 T24 59
all_values[24] auto[0] auto[0] auto[1] 5683499 1 T24 31 T1 61456 T14 25549
all_values[24] auto[0] auto[1] auto[0] 606573 1 T24 45 T1 5969 T14 2799
all_values[24] auto[0] auto[1] auto[1] 5625384 1 T24 15 T1 58546 T14 25388
all_values[24] auto[1] auto[0] auto[1] 84387 1 T24 4 T1 983 T14 379
all_values[24] auto[1] auto[1] auto[1] 83387 1 T24 2 T1 982 T14 309
all_values[25] auto[0] auto[0] auto[0] 2948750 1 T22 355 T23 32439 T24 71
all_values[25] auto[0] auto[0] auto[1] 5622301 1 T24 17 T1 60997 T14 25381
all_values[25] auto[0] auto[1] auto[0] 610279 1 T24 41 T1 6040 T14 2904
all_values[25] auto[0] auto[1] auto[1] 5683311 1 T24 21 T1 59727 T14 25969
all_values[25] auto[1] auto[0] auto[1] 83793 1 T24 5 T1 921 T14 355
all_values[25] auto[1] auto[1] auto[1] 83926 1 T24 1 T1 1028 T14 286
all_values[26] auto[0] auto[0] auto[0] 2944203 1 T22 355 T23 32439 T24 76
all_values[26] auto[0] auto[0] auto[1] 5648719 1 T24 34 T1 64733 T14 26955
all_values[26] auto[0] auto[1] auto[0] 619632 1 T24 25 T1 5598 T14 2860
all_values[26] auto[0] auto[1] auto[1] 5651869 1 T24 14 T1 55510 T14 24177
all_values[26] auto[1] auto[0] auto[1] 84229 1 T24 4 T1 1015 T14 347
all_values[26] auto[1] auto[1] auto[1] 83708 1 T24 3 T1 1009 T14 344
all_values[27] auto[0] auto[0] auto[0] 2939972 1 T22 355 T23 32439 T24 96
all_values[27] auto[0] auto[0] auto[1] 5688682 1 T24 16 T1 60996 T14 24327
all_values[27] auto[0] auto[1] auto[0] 612638 1 T24 21 T1 5321 T14 3192
all_values[27] auto[0] auto[1] auto[1] 5622823 1 T24 14 T1 59251 T14 26228
all_values[27] auto[1] auto[0] auto[1] 84182 1 T24 6 T1 1032 T14 350
all_values[27] auto[1] auto[1] auto[1] 84063 1 T24 3 T1 959 T14 311
all_values[28] auto[0] auto[0] auto[0] 2946864 1 T22 355 T23 32439 T24 84
all_values[28] auto[0] auto[0] auto[1] 5652334 1 T24 28 T1 59220 T14 25149
all_values[28] auto[0] auto[1] auto[0] 616972 1 T24 12 T1 5815 T14 3212
all_values[28] auto[0] auto[1] auto[1] 5648506 1 T24 27 T1 60609 T14 25673
all_values[28] auto[1] auto[0] auto[1] 84511 1 T24 4 T1 947 T14 333
all_values[28] auto[1] auto[1] auto[1] 83173 1 T24 1 T1 1020 T14 319
all_values[29] auto[0] auto[0] auto[0] 2949268 1 T22 355 T23 32439 T24 83
all_values[29] auto[0] auto[0] auto[1] 5657632 1 T24 20 T1 57093 T14 25762
all_values[29] auto[0] auto[1] auto[0] 604027 1 T24 22 T1 5476 T14 2830
all_values[29] auto[0] auto[1] auto[1] 5653203 1 T24 26 T1 63522 T14 25493
all_values[29] auto[1] auto[0] auto[1] 84601 1 T24 2 T1 986 T14 325
all_values[29] auto[1] auto[1] auto[1] 83629 1 T24 3 T1 974 T14 359
all_values[30] auto[0] auto[0] auto[0] 2935712 1 T22 355 T23 32439 T24 82
all_values[30] auto[0] auto[0] auto[1] 5664964 1 T24 18 T1 60339 T14 25178
all_values[30] auto[0] auto[1] auto[0] 611197 1 T24 28 T1 5195 T14 3230
all_values[30] auto[0] auto[1] auto[1] 5652449 1 T24 19 T1 60652 T14 25707
all_values[30] auto[1] auto[0] auto[1] 83782 1 T24 5 T1 1053 T14 345
all_values[30] auto[1] auto[1] auto[1] 84256 1 T24 4 T1 983 T14 364
all_values[31] auto[0] auto[0] auto[0] 2952087 1 T22 355 T23 32439 T24 73
all_values[31] auto[0] auto[0] auto[1] 5614913 1 T24 22 T1 59793 T14 24721
all_values[31] auto[0] auto[1] auto[0] 608343 1 T24 36 T1 4923 T14 2533
all_values[31] auto[0] auto[1] auto[1] 5688790 1 T24 18 T1 60223 T14 26785
all_values[31] auto[1] auto[0] auto[1] 84283 1 T24 5 T1 1072 T14 336
all_values[31] auto[1] auto[1] auto[1] 83944 1 T24 2 T1 920 T14 341


User Defined Cross Bins for intr_test_cg_cc

Excluded/Illegal bins
NAMECOUNTSTATUS
test_1_state_0 0 Illegal

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%