Group : cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv



Summary for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 36 0 36 100.00
Crosses 128 0 128 100.00


Variables for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 32 0 32 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_cg_cc 128 0 128 100.00 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 32 0 32 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 14557480 1 T35 53 T36 57 T37 137
all_values[1] 14557480 1 T35 53 T36 57 T37 137
all_values[2] 14557480 1 T35 53 T36 57 T37 137
all_values[3] 14557480 1 T35 53 T36 57 T37 137
all_values[4] 14557480 1 T35 53 T36 57 T37 137
all_values[5] 14557480 1 T35 53 T36 57 T37 137
all_values[6] 14557480 1 T35 53 T36 57 T37 137
all_values[7] 14557480 1 T35 53 T36 57 T37 137
all_values[8] 14557480 1 T35 53 T36 57 T37 137
all_values[9] 14557480 1 T35 53 T36 57 T37 137
all_values[10] 14557480 1 T35 53 T36 57 T37 137
all_values[11] 14557480 1 T35 53 T36 57 T37 137
all_values[12] 14557480 1 T35 53 T36 57 T37 137
all_values[13] 14557480 1 T35 53 T36 57 T37 137
all_values[14] 14557480 1 T35 53 T36 57 T37 137
all_values[15] 14557480 1 T35 53 T36 57 T37 137
all_values[16] 14557480 1 T35 53 T36 57 T37 137
all_values[17] 14557480 1 T35 53 T36 57 T37 137
all_values[18] 14557480 1 T35 53 T36 57 T37 137
all_values[19] 14557480 1 T35 53 T36 57 T37 137
all_values[20] 14557480 1 T35 53 T36 57 T37 137
all_values[21] 14557480 1 T35 53 T36 57 T37 137
all_values[22] 14557480 1 T35 53 T36 57 T37 137
all_values[23] 14557480 1 T35 53 T36 57 T37 137
all_values[24] 14557480 1 T35 53 T36 57 T37 137
all_values[25] 14557480 1 T35 53 T36 57 T37 137
all_values[26] 14557480 1 T35 53 T36 57 T37 137
all_values[27] 14557480 1 T35 53 T36 57 T37 137
all_values[28] 14557480 1 T35 53 T36 57 T37 137
all_values[29] 14557480 1 T35 53 T36 57 T37 137
all_values[30] 14557480 1 T35 53 T36 57 T37 137
all_values[31] 14557480 1 T35 53 T36 57 T37 137



Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 271012349 1 T35 1696 T36 1824 T37 3486
auto[1] 194827011 1 T37 898 T39 6868 T54 2847



Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 113049712 1 T35 1696 T36 1824 T37 2840
auto[1] 352789648 1 T37 1544 T39 11120 T54 4919



Summary for Cross intr_cg_cc

Samples crossed: cp_intr cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 128 0 128 100.00


Automatically Generated Cross Bins for intr_cg_cc

Bins
cp_intrcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] 2946658 1 T35 53 T36 57 T37 68
all_values[0] auto[0] auto[1] 5542730 1 T37 29 T39 179 T54 76
all_values[0] auto[1] auto[0] 587341 1 T37 18 T39 48 T54 4
all_values[0] auto[1] auto[1] 5480751 1 T37 22 T39 126 T54 101
all_values[1] auto[0] auto[0] 2939636 1 T35 53 T36 57 T37 90
all_values[1] auto[0] auto[1] 5531783 1 T37 35 T39 192 T54 104
all_values[1] auto[1] auto[0] 584470 1 T37 4 T39 26 T54 17
all_values[1] auto[1] auto[1] 5501591 1 T37 8 T39 171 T54 55
all_values[2] auto[0] auto[0] 2946169 1 T35 53 T36 57 T37 71
all_values[2] auto[0] auto[1] 5509102 1 T37 43 T39 140 T54 89
all_values[2] auto[1] auto[0] 581259 1 T37 16 T39 50 T54 11
all_values[2] auto[1] auto[1] 5520950 1 T37 7 T39 163 T54 54
all_values[3] auto[0] auto[0] 2942243 1 T35 53 T36 57 T37 50
all_values[3] auto[0] auto[1] 5498972 1 T37 50 T39 150 T54 57
all_values[3] auto[1] auto[0] 588602 1 T37 26 T39 33 T54 27
all_values[3] auto[1] auto[1] 5527663 1 T37 11 T39 175 T54 78
all_values[4] auto[0] auto[0] 2945935 1 T35 53 T36 57 T37 80
all_values[4] auto[0] auto[1] 5525346 1 T37 29 T39 176 T54 83
all_values[4] auto[1] auto[0] 587095 1 T37 10 T39 41 T54 23
all_values[4] auto[1] auto[1] 5499104 1 T37 18 T39 173 T54 65
all_values[5] auto[0] auto[0] 2934705 1 T35 53 T36 57 T37 88
all_values[5] auto[0] auto[1] 5494752 1 T37 25 T39 137 T54 75
all_values[5] auto[1] auto[0] 585115 1 T37 10 T39 30 T54 33
all_values[5] auto[1] auto[1] 5542908 1 T37 14 T39 172 T54 66
all_values[6] auto[0] auto[0] 2938660 1 T35 53 T36 57 T37 74
all_values[6] auto[0] auto[1] 5554690 1 T37 31 T39 164 T54 111
all_values[6] auto[1] auto[0] 586075 1 T37 12 T39 52 T54 9
all_values[6] auto[1] auto[1] 5478055 1 T37 20 T39 166 T54 60
all_values[7] auto[0] auto[0] 2950129 1 T35 53 T36 57 T37 72
all_values[7] auto[0] auto[1] 5544233 1 T37 34 T39 152 T54 80
all_values[7] auto[1] auto[0] 579804 1 T37 18 T39 53 T156 185
all_values[7] auto[1] auto[1] 5483314 1 T37 13 T39 184 T54 88
all_values[8] auto[0] auto[0] 2949568 1 T35 53 T36 57 T37 89
all_values[8] auto[0] auto[1] 5523314 1 T37 17 T39 150 T54 84
all_values[8] auto[1] auto[0] 590973 1 T37 22 T39 37 T54 19
all_values[8] auto[1] auto[1] 5493625 1 T37 9 T39 190 T54 58
all_values[9] auto[0] auto[0] 2941211 1 T35 53 T36 57 T37 69
all_values[9] auto[0] auto[1] 5560289 1 T37 46 T39 126 T54 88
all_values[9] auto[1] auto[0] 587721 1 T37 12 T39 53 T156 111
all_values[9] auto[1] auto[1] 5468259 1 T37 10 T39 189 T54 91
all_values[10] auto[0] auto[0] 2950682 1 T35 53 T36 57 T37 62
all_values[10] auto[0] auto[1] 5535652 1 T37 39 T39 222 T54 48
all_values[10] auto[1] auto[0] 588173 1 T37 18 T39 33 T54 21
all_values[10] auto[1] auto[1] 5482973 1 T37 18 T39 129 T54 92
all_values[11] auto[0] auto[0] 2942996 1 T35 53 T36 57 T37 65
all_values[11] auto[0] auto[1] 5512408 1 T37 48 T39 170 T54 93
all_values[11] auto[1] auto[0] 587485 1 T37 11 T39 17 T54 7
all_values[11] auto[1] auto[1] 5514591 1 T37 13 T39 199 T54 64
all_values[12] auto[0] auto[0] 2940620 1 T35 53 T36 57 T37 84
all_values[12] auto[0] auto[1] 5507466 1 T37 25 T39 126 T54 81
all_values[12] auto[1] auto[0] 590815 1 T37 16 T39 35 T54 13
all_values[12] auto[1] auto[1] 5518579 1 T37 12 T39 199 T54 69
all_values[13] auto[0] auto[0] 2945452 1 T35 53 T36 57 T37 72
all_values[13] auto[0] auto[1] 5507111 1 T37 39 T39 143 T54 88
all_values[13] auto[1] auto[0] 588360 1 T37 9 T39 34 T54 11
all_values[13] auto[1] auto[1] 5516557 1 T37 17 T39 192 T54 69
all_values[14] auto[0] auto[0] 2945133 1 T35 53 T36 57 T37 67
all_values[14] auto[0] auto[1] 5511008 1 T37 37 T39 112 T54 95
all_values[14] auto[1] auto[0] 586822 1 T37 16 T39 44 T54 6
all_values[14] auto[1] auto[1] 5514517 1 T37 17 T39 236 T54 78
all_values[15] auto[0] auto[0] 2938250 1 T35 53 T36 57 T37 66
all_values[15] auto[0] auto[1] 5544554 1 T37 35 T39 190 T54 92
all_values[15] auto[1] auto[0] 584136 1 T37 18 T39 32 T54 15
all_values[15] auto[1] auto[1] 5490540 1 T37 18 T39 160 T54 56
all_values[16] auto[0] auto[0] 2935135 1 T35 53 T36 57 T37 81
all_values[16] auto[0] auto[1] 5519922 1 T37 30 T39 152 T54 89
all_values[16] auto[1] auto[0] 595421 1 T37 9 T39 19 T54 33
all_values[16] auto[1] auto[1] 5507002 1 T37 17 T39 199 T54 57
all_values[17] auto[0] auto[0] 2950057 1 T35 53 T36 57 T37 70
all_values[17] auto[0] auto[1] 5516290 1 T37 42 T39 170 T54 83
all_values[17] auto[1] auto[0] 582333 1 T37 8 T39 24 T54 12
all_values[17] auto[1] auto[1] 5508800 1 T37 17 T39 165 T54 89
all_values[18] auto[0] auto[0] 2943014 1 T35 53 T36 57 T37 67
all_values[18] auto[0] auto[1] 5540604 1 T37 44 T39 172 T54 99
all_values[18] auto[1] auto[0] 590313 1 T37 13 T39 30 T54 18
all_values[18] auto[1] auto[1] 5483549 1 T37 13 T39 194 T54 63
all_values[19] auto[0] auto[0] 2952199 1 T35 53 T36 57 T37 80
all_values[19] auto[0] auto[1] 5510635 1 T37 38 T39 169 T54 73
all_values[19] auto[1] auto[0] 593456 1 T37 16 T39 20 T54 12
all_values[19] auto[1] auto[1] 5501190 1 T37 3 T39 183 T54 77
all_values[20] auto[0] auto[0] 2940754 1 T35 53 T36 57 T37 56
all_values[20] auto[0] auto[1] 5533735 1 T37 50 T39 176 T54 97
all_values[20] auto[1] auto[0] 585180 1 T37 22 T39 42 T54 9
all_values[20] auto[1] auto[1] 5497811 1 T37 9 T39 169 T54 74
all_values[21] auto[0] auto[0] 2953282 1 T35 53 T36 57 T37 57
all_values[21] auto[0] auto[1] 5538527 1 T37 30 T39 202 T54 80
all_values[21] auto[1] auto[0] 587575 1 T37 33 T39 10 T54 18
all_values[21] auto[1] auto[1] 5478096 1 T37 17 T39 180 T54 74
all_values[22] auto[0] auto[0] 2949016 1 T35 53 T36 57 T37 84
all_values[22] auto[0] auto[1] 5541755 1 T37 30 T39 119 T54 72
all_values[22] auto[1] auto[0] 584941 1 T37 12 T39 37 T54 9
all_values[22] auto[1] auto[1] 5481768 1 T37 11 T39 223 T54 90
all_values[23] auto[0] auto[0] 2939149 1 T35 53 T36 57 T37 74
all_values[23] auto[0] auto[1] 5484459 1 T37 31 T39 215 T54 79
all_values[23] auto[1] auto[0] 597104 1 T37 14 T39 20 T54 20
all_values[23] auto[1] auto[1] 5536768 1 T37 18 T39 167 T54 65
all_values[24] auto[0] auto[0] 2959260 1 T35 53 T36 57 T37 76
all_values[24] auto[0] auto[1] 5492852 1 T37 32 T39 148 T54 68
all_values[24] auto[1] auto[0] 596000 1 T37 21 T39 53 T54 23
all_values[24] auto[1] auto[1] 5509368 1 T37 8 T39 194 T54 66
all_values[25] auto[0] auto[0] 2945998 1 T35 53 T36 57 T37 76
all_values[25] auto[0] auto[1] 5529379 1 T37 28 T39 176 T54 65
all_values[25] auto[1] auto[0] 585180 1 T37 15 T39 24 T54 32
all_values[25] auto[1] auto[1] 5496923 1 T37 18 T39 168 T54 81
all_values[26] auto[0] auto[0] 2939100 1 T35 53 T36 57 T37 92
all_values[26] auto[0] auto[1] 5533974 1 T37 21 T39 144 T54 68
all_values[26] auto[1] auto[0] 588764 1 T37 10 T39 26 T54 14
all_values[26] auto[1] auto[1] 5495642 1 T37 14 T39 229 T54 83
all_values[27] auto[0] auto[0] 2948653 1 T35 53 T36 57 T37 63
all_values[27] auto[0] auto[1] 5523801 1 T37 53 T39 215 T54 75
all_values[27] auto[1] auto[0] 581826 1 T37 15 T39 17 T54 12
all_values[27] auto[1] auto[1] 5503200 1 T37 6 T39 166 T54 83
all_values[28] auto[0] auto[0] 2947999 1 T35 53 T36 57 T37 74
all_values[28] auto[0] auto[1] 5522823 1 T37 41 T39 205 T54 96
all_values[28] auto[1] auto[0] 579520 1 T37 13 T39 22 T54 4
all_values[28] auto[1] auto[1] 5507138 1 T37 9 T39 155 T54 79
all_values[29] auto[0] auto[0] 2946982 1 T35 53 T36 57 T37 82
all_values[29] auto[0] auto[1] 5522859 1 T37 32 T39 175 T54 49
all_values[29] auto[1] auto[0] 600028 1 T37 17 T39 34 T54 43
all_values[29] auto[1] auto[1] 5487611 1 T37 6 T39 189 T54 77
all_values[30] auto[0] auto[0] 2949180 1 T35 53 T36 57 T37 83
all_values[30] auto[0] auto[1] 5508132 1 T37 23 T39 170 T54 71
all_values[30] auto[1] auto[0] 586769 1 T37 15 T39 22 T54 26
all_values[30] auto[1] auto[1] 5513399 1 T37 16 T39 191 T54 72
all_values[31] auto[0] auto[0] 2949121 1 T35 53 T36 57 T37 72
all_values[31] auto[0] auto[1] 5542246 1 T37 45 T39 146 T54 84
all_values[31] auto[1] auto[0] 584110 1 T37 17 T39 13 T54 19
all_values[31] auto[1] auto[1] 5482003 1 T37 3 T39 241 T54 53

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%