dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2094720 1 T35 26 T36 30 T37 74
auto[1] 1839593 1 T35 28 T36 16 T37 49


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2473193 1 T35 48 T36 27 T37 105
auto[1] 1461120 1 T35 6 T36 19 T37 18


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1359570 1 T35 22 T36 18 T37 70
auto[0] auto[1] 735150 1 T35 4 T36 12 T37 4
auto[1] auto[0] 1113623 1 T35 26 T36 9 T37 35
auto[1] auto[1] 725970 1 T35 2 T36 7 T37 14


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2095721 1 T35 21 T36 36 T37 68
auto[1] 1838592 1 T35 33 T36 10 T37 55


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2469965 1 T35 53 T36 45 T37 105
auto[1] 1464348 1 T35 1 T36 1 T37 18


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1359183 1 T35 20 T36 36 T37 66
auto[0] auto[1] 736538 1 T35 1 T37 2 T40 31
auto[1] auto[0] 1110782 1 T35 33 T36 9 T37 39
auto[1] auto[1] 727810 1 T36 1 T37 16 T40 65


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2093905 1 T35 37 T36 46 T37 71
auto[1] 1840408 1 T35 17 T37 52 T40 200


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2470331 1 T35 51 T36 37 T37 108
auto[1] 1463982 1 T35 3 T36 9 T37 15


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1357918 1 T35 37 T36 37 T37 67
auto[0] auto[1] 735987 1 T36 9 T37 4 T40 26
auto[1] auto[0] 1112413 1 T35 14 T37 41 T40 161
auto[1] auto[1] 727995 1 T35 3 T37 11 T40 39


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2092098 1 T35 30 T36 18 T37 84
auto[1] 1842215 1 T35 24 T36 28 T37 39


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2472074 1 T35 49 T36 33 T37 117
auto[1] 1462239 1 T35 5 T36 13 T37 6


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1356630 1 T35 28 T36 15 T37 84
auto[0] auto[1] 735468 1 T35 2 T36 3 T40 49
auto[1] auto[0] 1115444 1 T35 21 T36 18 T37 33
auto[1] auto[1] 726771 1 T35 3 T36 10 T37 6


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2094870 1 T35 18 T36 46 T37 91
auto[1] 1839443 1 T35 36 T37 32 T40 213


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2475584 1 T35 41 T36 35 T37 117
auto[1] 1458729 1 T35 13 T36 11 T37 6


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1360191 1 T35 14 T36 35 T37 91
auto[0] auto[1] 734679 1 T35 4 T36 11 T40 36
auto[1] auto[0] 1115393 1 T35 27 T37 26 T40 159
auto[1] auto[1] 724050 1 T35 9 T37 6 T40 54


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2094974 1 T35 29 T36 33 T37 102
auto[1] 1839339 1 T35 25 T36 13 T37 21


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2472230 1 T35 46 T36 34 T37 114
auto[1] 1462083 1 T35 8 T36 12 T37 9


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1359394 1 T35 24 T36 28 T37 94
auto[0] auto[1] 735580 1 T35 5 T36 5 T37 8
auto[1] auto[0] 1112836 1 T35 22 T36 6 T37 20
auto[1] auto[1] 726503 1 T35 3 T36 7 T37 1


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2094813 1 T35 15 T36 38 T37 88
auto[1] 1839500 1 T35 39 T36 8 T37 35


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2471062 1 T35 45 T36 38 T37 116
auto[1] 1463251 1 T35 9 T36 8 T37 7


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1356976 1 T35 9 T36 34 T37 83
auto[0] auto[1] 737837 1 T35 6 T36 4 T37 5
auto[1] auto[0] 1114086 1 T35 36 T36 4 T37 33
auto[1] auto[1] 725414 1 T35 3 T36 4 T37 2


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2090029 1 T35 34 T36 33 T37 71
auto[1] 1844284 1 T35 20 T36 13 T37 52


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2470454 1 T35 34 T36 42 T37 109
auto[1] 1463859 1 T35 20 T36 4 T37 14


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1354404 1 T35 25 T36 30 T37 68
auto[0] auto[1] 735625 1 T35 9 T36 3 T37 3
auto[1] auto[0] 1116050 1 T35 9 T36 12 T37 41
auto[1] auto[1] 728234 1 T35 11 T36 1 T37 11


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2096979 1 T35 25 T36 29 T37 75
auto[1] 1837334 1 T35 29 T36 17 T37 48


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2479609 1 T35 47 T36 32 T37 113
auto[1] 1454704 1 T35 7 T36 14 T37 10


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1363654 1 T35 23 T36 21 T37 74
auto[0] auto[1] 733325 1 T35 2 T36 8 T37 1
auto[1] auto[0] 1115955 1 T35 24 T36 11 T37 39
auto[1] auto[1] 721379 1 T35 5 T36 6 T37 9


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2096478 1 T35 31 T36 31 T37 95
auto[1] 1837835 1 T35 23 T36 15 T37 28


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2477980 1 T35 45 T36 38 T37 113
auto[1] 1456333 1 T35 9 T36 8 T37 10


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1362531 1 T35 24 T36 26 T37 88
auto[0] auto[1] 733947 1 T35 7 T36 5 T37 7
auto[1] auto[0] 1115449 1 T35 21 T36 12 T37 25
auto[1] auto[1] 722386 1 T35 2 T36 3 T37 3


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2095996 1 T35 34 T36 46 T37 80
auto[1] 1838317 1 T35 20 T37 43 T40 186


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2483081 1 T35 54 T36 29 T37 112
auto[1] 1451232 1 T36 17 T37 11 T40 86


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1365299 1 T35 34 T36 29 T37 74
auto[0] auto[1] 730697 1 T36 17 T37 6 T40 41
auto[1] auto[0] 1117782 1 T35 20 T37 38 T40 141
auto[1] auto[1] 720535 1 T37 5 T40 45 T41 32


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2092752 1 T35 35 T36 5 T37 95
auto[1] 1841561 1 T35 19 T36 41 T37 28


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2479014 1 T35 42 T36 37 T37 116
auto[1] 1455299 1 T35 12 T36 9 T37 7


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1360734 1 T35 28 T36 5 T37 92
auto[0] auto[1] 732018 1 T35 7 T37 3 T40 48
auto[1] auto[0] 1118280 1 T35 14 T36 32 T37 24
auto[1] auto[1] 723281 1 T35 5 T36 9 T37 4


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2093153 1 T35 26 T36 18 T37 61
auto[1] 1841160 1 T35 28 T36 28 T37 62


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2470915 1 T35 43 T36 38 T37 96
auto[1] 1463398 1 T35 11 T36 8 T37 27


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1355896 1 T35 19 T36 14 T37 59
auto[0] auto[1] 737257 1 T35 7 T36 4 T37 2
auto[1] auto[0] 1115019 1 T35 24 T36 24 T37 37
auto[1] auto[1] 726141 1 T35 4 T36 4 T37 25


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2093087 1 T35 42 T36 39 T37 73
auto[1] 1841226 1 T35 12 T36 7 T37 50


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2481242 1 T35 54 T36 30 T37 102
auto[1] 1453071 1 T36 16 T37 21 T40 64


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1362263 1 T35 42 T36 24 T37 72
auto[0] auto[1] 730824 1 T36 15 T37 1 T40 34
auto[1] auto[0] 1118979 1 T35 12 T36 6 T37 30
auto[1] auto[1] 722247 1 T36 1 T37 20 T40 30


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2097682 1 T35 15 T36 7 T37 98
auto[1] 1836631 1 T35 39 T36 39 T37 25


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2485801 1 T35 54 T36 29 T37 112
auto[1] 1448512 1 T36 17 T37 11 T40 59


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1368093 1 T35 15 T36 5 T37 92
auto[0] auto[1] 729589 1 T36 2 T37 6 T40 32
auto[1] auto[0] 1117708 1 T35 39 T36 24 T37 20
auto[1] auto[1] 718923 1 T36 15 T37 5 T40 27


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2092208 1 T35 36 T36 29 T37 89
auto[1] 1842105 1 T35 18 T36 17 T37 34


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2480255 1 T35 45 T36 35 T37 116
auto[1] 1454058 1 T35 9 T36 11 T37 7


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1361259 1 T35 30 T36 24 T37 89
auto[0] auto[1] 730949 1 T35 6 T36 5 T40 48
auto[1] auto[0] 1118996 1 T35 15 T36 11 T37 27
auto[1] auto[1] 723109 1 T35 3 T36 6 T37 7


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2096238 1 T35 42 T36 31 T37 85
auto[1] 1838075 1 T35 12 T36 15 T37 38


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2479455 1 T35 50 T36 41 T37 108
auto[1] 1454858 1 T35 4 T36 5 T37 15


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1363519 1 T35 41 T36 26 T37 78
auto[0] auto[1] 732719 1 T35 1 T36 5 T37 7
auto[1] auto[0] 1115936 1 T35 9 T36 15 T37 30
auto[1] auto[1] 722139 1 T35 3 T37 8 T40 41


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2093776 1 T35 25 T36 22 T37 94
auto[1] 1840537 1 T35 29 T36 24 T37 29


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2479692 1 T35 48 T36 36 T37 118
auto[1] 1454621 1 T35 6 T36 10 T37 5


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1361170 1 T35 23 T36 14 T37 94
auto[0] auto[1] 732606 1 T35 2 T36 8 T40 37
auto[1] auto[0] 1118522 1 T35 25 T36 22 T37 24
auto[1] auto[1] 722015 1 T35 4 T36 2 T37 5


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2094678 1 T35 20 T36 33 T37 107
auto[1] 1839635 1 T35 34 T36 13 T37 16


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2482795 1 T35 42 T36 37 T37 116
auto[1] 1451518 1 T35 12 T36 9 T37 7


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1363078 1 T35 16 T36 31 T37 101
auto[0] auto[1] 731600 1 T35 4 T36 2 T37 6
auto[1] auto[0] 1119717 1 T35 26 T36 6 T37 15
auto[1] auto[1] 719918 1 T35 8 T36 7 T37 1


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2095188 1 T35 12 T36 44 T37 71
auto[1] 1839125 1 T35 42 T36 2 T37 52


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2478490 1 T35 51 T36 32 T37 103
auto[1] 1455823 1 T35 3 T36 14 T37 20


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1362185 1 T35 9 T36 30 T37 60
auto[0] auto[1] 733003 1 T35 3 T36 14 T37 11
auto[1] auto[0] 1116305 1 T35 42 T36 2 T37 43
auto[1] auto[1] 722820 1 T37 9 T40 44 T41 54


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2096859 1 T35 9 T36 26 T37 103
auto[1] 1837454 1 T35 45 T36 20 T37 20


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2481600 1 T35 51 T36 34 T37 119
auto[1] 1452713 1 T35 3 T36 12 T37 4


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1365394 1 T35 9 T36 18 T37 101
auto[0] auto[1] 731465 1 T36 8 T37 2 T40 49
auto[1] auto[0] 1116206 1 T35 42 T36 16 T37 18
auto[1] auto[1] 721248 1 T35 3 T36 4 T37 2


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2094541 1 T35 21 T36 7 T37 95
auto[1] 1839772 1 T35 33 T36 39 T37 28


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2478530 1 T35 51 T36 33 T37 117
auto[1] 1455783 1 T35 3 T36 13 T37 6


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1360927 1 T35 18 T36 5 T37 93
auto[0] auto[1] 733614 1 T35 3 T36 2 T37 2
auto[1] auto[0] 1117603 1 T35 33 T36 28 T37 24
auto[1] auto[1] 722169 1 T36 11 T37 4 T40 41


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2095365 1 T35 32 T36 18 T37 88
auto[1] 1838948 1 T35 22 T36 28 T37 35


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2476605 1 T35 50 T36 27 T37 105
auto[1] 1457708 1 T35 4 T36 19 T37 18


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1361654 1 T35 28 T36 16 T37 84
auto[0] auto[1] 733711 1 T35 4 T36 2 T37 4
auto[1] auto[0] 1114951 1 T35 22 T36 11 T37 21
auto[1] auto[1] 723997 1 T36 17 T37 14 T40 36


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2098032 1 T35 19 T36 26 T37 90
auto[1] 1836281 1 T35 35 T36 20 T37 33


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2474154 1 T35 51 T36 35 T37 113
auto[1] 1460159 1 T35 3 T36 11 T37 10


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1362982 1 T35 18 T36 22 T37 90
auto[0] auto[1] 735050 1 T35 1 T36 4 T40 63
auto[1] auto[0] 1111172 1 T35 33 T36 13 T37 23
auto[1] auto[1] 725109 1 T35 2 T36 7 T37 10


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2096095 1 T35 8 T36 29 T37 96
auto[1] 1838218 1 T35 46 T36 17 T37 27


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2482092 1 T35 52 T36 27 T37 108
auto[1] 1452221 1 T35 2 T36 19 T37 15


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1364799 1 T35 8 T36 16 T37 88
auto[0] auto[1] 731296 1 T36 13 T37 8 T40 47
auto[1] auto[0] 1117293 1 T35 44 T36 11 T37 20
auto[1] auto[1] 720925 1 T35 2 T36 6 T37 7


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2096101 1 T35 48 T36 25 T37 79
auto[1] 1838212 1 T35 6 T36 21 T37 44


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2479932 1 T35 47 T36 39 T37 102
auto[1] 1454381 1 T35 7 T36 7 T37 21


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1363291 1 T35 43 T36 25 T37 71
auto[0] auto[1] 732810 1 T35 5 T37 8 T40 47
auto[1] auto[0] 1116641 1 T35 4 T36 14 T37 31
auto[1] auto[1] 721571 1 T35 2 T36 7 T37 13


Summary for Variable cp_var1

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var1

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2090997 1 T35 43 T36 31 T37 72
auto[1] 1843316 1 T35 11 T36 15 T37 51


Summary for Variable cp_var2

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_var2

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 2473567 1 T35 53 T36 34 T37 111
auto[1] 1460746 1 T35 1 T36 12 T37 12


Summary for Cross cp_var1_var2_cross

Samples crossed: cp_var1 cp_var2
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_var1_var2_cross

Bins
cp_var1cp_var2COUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1357866 1 T35 42 T36 23 T37 72
auto[0] auto[1] 733131 1 T35 1 T36 8 T40 37
auto[1] auto[0] 1115701 1 T35 11 T36 11 T37 39
auto[1] auto[1] 727615 1 T36 4 T37 12 T40 31

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%