Group : cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv



Summary for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 36 0 36 100.00
Crosses 128 0 128 100.00


Variables for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 32 0 32 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=31}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_cg_cc 128 0 128 100.00 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 32 0 32 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 6654448 1 T22 257 T23 314 T24 227
all_values[1] 6654448 1 T22 257 T23 314 T24 227
all_values[2] 6654448 1 T22 257 T23 314 T24 227
all_values[3] 6654448 1 T22 257 T23 314 T24 227
all_values[4] 6654448 1 T22 257 T23 314 T24 227
all_values[5] 6654448 1 T22 257 T23 314 T24 227
all_values[6] 6654448 1 T22 257 T23 314 T24 227
all_values[7] 6654448 1 T22 257 T23 314 T24 227
all_values[8] 6654448 1 T22 257 T23 314 T24 227
all_values[9] 6654448 1 T22 257 T23 314 T24 227
all_values[10] 6654448 1 T22 257 T23 314 T24 227
all_values[11] 6654448 1 T22 257 T23 314 T24 227
all_values[12] 6654448 1 T22 257 T23 314 T24 227
all_values[13] 6654448 1 T22 257 T23 314 T24 227
all_values[14] 6654448 1 T22 257 T23 314 T24 227
all_values[15] 6654448 1 T22 257 T23 314 T24 227
all_values[16] 6654448 1 T22 257 T23 314 T24 227
all_values[17] 6654448 1 T22 257 T23 314 T24 227
all_values[18] 6654448 1 T22 257 T23 314 T24 227
all_values[19] 6654448 1 T22 257 T23 314 T24 227
all_values[20] 6654448 1 T22 257 T23 314 T24 227
all_values[21] 6654448 1 T22 257 T23 314 T24 227
all_values[22] 6654448 1 T22 257 T23 314 T24 227
all_values[23] 6654448 1 T22 257 T23 314 T24 227
all_values[24] 6654448 1 T22 257 T23 314 T24 227
all_values[25] 6654448 1 T22 257 T23 314 T24 227
all_values[26] 6654448 1 T22 257 T23 314 T24 227
all_values[27] 6654448 1 T22 257 T23 314 T24 227
all_values[28] 6654448 1 T22 257 T23 314 T24 227
all_values[29] 6654448 1 T22 257 T23 314 T24 227
all_values[30] 6654448 1 T22 257 T23 314 T24 227
all_values[31] 6654448 1 T22 257 T23 314 T24 227



Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 141726356 1 T22 3999 T23 10048 T24 7264
auto[1] 71215980 1 T22 4225 T1 24292 T12 1397



Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 84319175 1 T22 1367 T23 10048 T24 7264
auto[1] 128623161 1 T22 6857 T1 42331 T12 1805



Summary for Cross intr_cg_cc

Samples crossed: cp_intr cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 128 0 128 100.00


Automatically Generated Cross Bins for intr_cg_cc

Bins
cp_intrcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] 2409701 1 T22 14 T23 314 T24 227
all_values[0] auto[0] auto[1] 2002164 1 T22 95 T1 577 T12 37
all_values[0] auto[1] auto[0] 229505 1 T22 24 T1 64 T12 34
all_values[0] auto[1] auto[1] 2013078 1 T22 124 T1 810 T12 14
all_values[1] auto[0] auto[0] 2411727 1 T22 14 T23 314 T24 227
all_values[1] auto[0] auto[1] 2020004 1 T22 99 T1 523 T12 53
all_values[1] auto[1] auto[0] 225804 1 T22 17 T1 120 T12 7
all_values[1] auto[1] auto[1] 1996913 1 T22 127 T1 759 T12 21
all_values[2] auto[0] auto[0] 2411308 1 T22 25 T23 314 T24 227
all_values[2] auto[0] auto[1] 2036479 1 T22 100 T1 519 T12 36
all_values[2] auto[1] auto[0] 221839 1 T22 29 T1 143 T12 41
all_values[2] auto[1] auto[1] 1984822 1 T22 103 T1 732 T12 12
all_values[3] auto[0] auto[0] 2409388 1 T22 39 T23 314 T24 227
all_values[3] auto[0] auto[1] 2016424 1 T22 59 T1 560 T12 30
all_values[3] auto[1] auto[0] 222538 1 T22 34 T1 110 T12 11
all_values[3] auto[1] auto[1] 2006098 1 T22 125 T1 725 T12 32
all_values[4] auto[0] auto[0] 2410599 1 T22 30 T23 314 T24 227
all_values[4] auto[0] auto[1] 2031532 1 T22 116 T1 755 T12 27
all_values[4] auto[1] auto[0] 222169 1 T22 20 T1 44 T12 31
all_values[4] auto[1] auto[1] 1990148 1 T22 91 T1 620 T12 25
all_values[5] auto[0] auto[0] 2411844 1 T22 12 T23 314 T24 227
all_values[5] auto[0] auto[1] 2019489 1 T22 87 T1 570 T12 43
all_values[5] auto[1] auto[0] 227123 1 T22 16 T1 106 T12 21
all_values[5] auto[1] auto[1] 1995992 1 T22 142 T1 759 T12 25
all_values[6] auto[0] auto[0] 2408662 1 T22 27 T23 314 T24 227
all_values[6] auto[0] auto[1] 2019562 1 T22 86 T1 731 T12 36
all_values[6] auto[1] auto[0] 223659 1 T22 29 T1 90 T12 34
all_values[6] auto[1] auto[1] 2002565 1 T22 115 T1 606 T12 18
all_values[7] auto[0] auto[0] 2410085 1 T22 26 T23 314 T24 227
all_values[7] auto[0] auto[1] 2026890 1 T22 64 T1 660 T12 46
all_values[7] auto[1] auto[0] 227828 1 T22 11 T1 63 T12 23
all_values[7] auto[1] auto[1] 1989645 1 T22 156 T1 673 T12 22
all_values[8] auto[0] auto[0] 2407544 1 T22 15 T23 314 T24 227
all_values[8] auto[0] auto[1] 2017376 1 T22 124 T1 641 T12 26
all_values[8] auto[1] auto[0] 226806 1 T22 29 T1 133 T12 11
all_values[8] auto[1] auto[1] 2002722 1 T22 89 T1 607 T12 16
all_values[9] auto[0] auto[0] 2409222 1 T22 17 T23 314 T24 227
all_values[9] auto[0] auto[1] 2029476 1 T22 133 T1 768 T12 21
all_values[9] auto[1] auto[0] 224518 1 T22 9 T1 76 T12 31
all_values[9] auto[1] auto[1] 1991232 1 T22 98 T1 554 T12 23
all_values[10] auto[0] auto[0] 2414862 1 T22 28 T23 314 T24 227
all_values[10] auto[0] auto[1] 2028590 1 T22 149 T1 710 T12 42
all_values[10] auto[1] auto[0] 227058 1 T22 17 T1 126 T12 13
all_values[10] auto[1] auto[1] 1983938 1 T22 63 T1 529 T12 26
all_values[11] auto[0] auto[0] 2409197 1 T22 24 T23 314 T24 227
all_values[11] auto[0] auto[1] 2033167 1 T22 89 T1 721 T12 24
all_values[11] auto[1] auto[0] 221136 1 T22 14 T1 53 T12 24
all_values[11] auto[1] auto[1] 1990948 1 T22 130 T1 656 T12 35
all_values[12] auto[0] auto[0] 2413749 1 T22 36 T23 314 T24 227
all_values[12] auto[0] auto[1] 2011723 1 T22 154 T1 596 T12 14
all_values[12] auto[1] auto[0] 223389 1 T22 2 T1 142 T12 27
all_values[12] auto[1] auto[1] 2005587 1 T22 65 T1 694 T12 29
all_values[13] auto[0] auto[0] 2410919 1 T22 30 T23 314 T24 227
all_values[13] auto[0] auto[1] 2018808 1 T22 123 T1 550 T12 23
all_values[13] auto[1] auto[0] 224021 1 T22 24 T1 96 T12 40
all_values[13] auto[1] auto[1] 2000700 1 T22 80 T1 769 T12 11
all_values[14] auto[0] auto[0] 2408815 1 T22 16 T23 314 T24 227
all_values[14] auto[0] auto[1] 2025228 1 T22 136 T1 724 T12 44
all_values[14] auto[1] auto[0] 221674 1 T22 14 T1 64 T12 4
all_values[14] auto[1] auto[1] 1998731 1 T22 91 T1 686 T12 9
all_values[15] auto[0] auto[0] 2409746 1 T22 22 T23 314 T24 227
all_values[15] auto[0] auto[1] 2010630 1 T22 106 T1 777 T12 41
all_values[15] auto[1] auto[0] 225577 1 T22 31 T1 96 T12 6
all_values[15] auto[1] auto[1] 2008495 1 T22 98 T1 526 T12 18
all_values[16] auto[0] auto[0] 2411077 1 T22 4 T23 314 T24 227
all_values[16] auto[0] auto[1] 2019178 1 T22 85 T1 828 T12 42
all_values[16] auto[1] auto[0] 223583 1 T22 21 T1 87 T12 9
all_values[16] auto[1] auto[1] 2000610 1 T22 147 T1 480 T12 8
all_values[17] auto[0] auto[0] 2408731 1 T22 25 T23 314 T24 227
all_values[17] auto[0] auto[1] 2006738 1 T22 120 T1 648 T12 36
all_values[17] auto[1] auto[0] 221682 1 T22 14 T1 68 T12 12
all_values[17] auto[1] auto[1] 2017297 1 T22 98 T1 726 T12 14
all_values[18] auto[0] auto[0] 2414012 1 T22 29 T23 314 T24 227
all_values[18] auto[0] auto[1] 2021435 1 T22 76 T1 674 T12 48
all_values[18] auto[1] auto[0] 221372 1 T22 36 T1 73 T12 24
all_values[18] auto[1] auto[1] 1997629 1 T22 116 T1 648 T12 20
all_values[19] auto[0] auto[0] 2414393 1 T22 14 T23 314 T24 227
all_values[19] auto[0] auto[1] 2028370 1 T22 120 T1 660 T12 45
all_values[19] auto[1] auto[0] 219370 1 T22 15 T1 36 T12 18
all_values[19] auto[1] auto[1] 1992315 1 T22 108 T1 703 T12 22
all_values[20] auto[0] auto[0] 2405634 1 T22 38 T23 314 T24 227
all_values[20] auto[0] auto[1] 2017448 1 T22 90 T1 720 T12 27
all_values[20] auto[1] auto[0] 222789 1 T22 28 T1 112 T12 19
all_values[20] auto[1] auto[1] 2008577 1 T22 101 T1 538 T12 27
all_values[21] auto[0] auto[0] 2406229 1 T22 13 T23 314 T24 227
all_values[21] auto[0] auto[1] 2013958 1 T22 76 T1 576 T12 29
all_values[21] auto[1] auto[0] 226204 1 T22 12 T1 103 T12 29
all_values[21] auto[1] auto[1] 2008057 1 T22 156 T1 721 T12 35
all_values[22] auto[0] auto[0] 2411889 1 T22 50 T23 314 T24 227
all_values[22] auto[0] auto[1] 2014210 1 T22 83 T1 751 T12 50
all_values[22] auto[1] auto[0] 227387 1 T22 45 T1 48 T12 17
all_values[22] auto[1] auto[1] 2000962 1 T22 79 T1 630 T12 14
all_values[23] auto[0] auto[0] 2412351 1 T22 19 T23 314 T24 227
all_values[23] auto[0] auto[1] 2018545 1 T22 75 T1 876 T12 43
all_values[23] auto[1] auto[0] 223454 1 T22 33 T1 73 T12 17
all_values[23] auto[1] auto[1] 2000098 1 T22 130 T1 503 T12 20
all_values[24] auto[0] auto[0] 2410526 1 T22 9 T23 314 T24 227
all_values[24] auto[0] auto[1] 2016402 1 T22 146 T1 544 T12 37
all_values[24] auto[1] auto[0] 225730 1 T22 18 T1 109 T12 20
all_values[24] auto[1] auto[1] 2001790 1 T22 84 T1 736 T12 20
all_values[25] auto[0] auto[0] 2411194 1 T22 20 T23 314 T24 227
all_values[25] auto[0] auto[1] 2028058 1 T22 131 T1 741 T12 45
all_values[25] auto[1] auto[0] 225334 1 T22 16 T1 70 T12 15
all_values[25] auto[1] auto[1] 1989862 1 T22 90 T1 619 T12 22
all_values[26] auto[0] auto[0] 2409577 1 T22 10 T23 314 T24 227
all_values[26] auto[0] auto[1] 2011049 1 T22 99 T1 559 T12 37
all_values[26] auto[1] auto[0] 225882 1 T22 20 T1 134 T12 24
all_values[26] auto[1] auto[1] 2007940 1 T22 128 T1 725 T12 25
all_values[27] auto[0] auto[0] 2409241 1 T22 17 T23 314 T24 227
all_values[27] auto[0] auto[1] 2001051 1 T22 87 T1 640 T12 34
all_values[27] auto[1] auto[0] 227300 1 T22 11 T1 102 T12 36
all_values[27] auto[1] auto[1] 2016856 1 T22 142 T1 652 T12 5
all_values[28] auto[0] auto[0] 2411235 1 T22 26 T23 314 T24 227
all_values[28] auto[0] auto[1] 2009302 1 T22 67 T1 615 T12 33
all_values[28] auto[1] auto[0] 224682 1 T22 9 T1 71 T12 20
all_values[28] auto[1] auto[1] 2009229 1 T22 155 T1 768 T12 30
all_values[29] auto[0] auto[0] 2412514 1 T22 22 T23 314 T24 227
all_values[29] auto[0] auto[1] 2001351 1 T22 144 T1 470 T12 28
all_values[29] auto[1] auto[0] 224438 1 T22 17 T1 115 T12 37
all_values[29] auto[1] auto[1] 2016145 1 T22 74 T1 868 T12 29
all_values[30] auto[0] auto[0] 2406485 1 T22 28 T23 314 T24 227
all_values[30] auto[0] auto[1] 2023570 1 T22 75 T1 794 T12 18
all_values[30] auto[1] auto[0] 221813 1 T22 22 T1 118 T12 41
all_values[30] auto[1] auto[1] 2002580 1 T22 132 T1 490 T12 31
all_values[31] auto[0] auto[0] 2411170 1 T22 22 T23 314 T24 227
all_values[31] auto[0] auto[1] 2014523 1 T22 84 T1 534 T12 40
all_values[31] auto[1] auto[0] 229885 1 T22 9 T1 128 T12 31
all_values[31] auto[1] auto[1] 1998870 1 T22 142 T1 807 T12 12

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%