Group : hmac_env_pkg::hmac_env_cov::msg_len_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : hmac_env_pkg::hmac_env_cov::msg_len_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
19.15 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_hmac_env_0.1/hmac_env_cov.sv



Summary for Group hmac_env_pkg::hmac_env_cov::msg_len_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 64 50 14 21.88
Crosses 124 102 22 17.74


Variables for Group hmac_env_pkg::hmac_env_cov::msg_len_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
hmac_en 2 0 2 100.00 100 1 1 2
msg_len_lower_cp 61 49 12 19.67 100 1 1 0
msg_len_upper_cp 1 1 0 0.00 100 1 1 0


Crosses for Group hmac_env_pkg::hmac_env_cov::msg_len_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
msg_len_lower_cross 122 100 22 18.03 100 1 1 0
msg_len_upper_cross 2 2 0 0.00 100 1 1 0


Summary for Variable hmac_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for hmac_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 130539 1 T2 186 T3 24 T6 460
auto[1] 117038 1 T1 2 T3 44 T6 338



Summary for Variable msg_len_lower_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 61 49 12 19.67


User Defined Bins for msg_len_lower_cp

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
auto_lens[1] 0 1 1
auto_lens[2] 0 1 1
auto_lens[3] 0 1 1
auto_lens[4] 0 1 1
auto_lens[5] 0 1 1
auto_lens[6] 0 1 1
auto_lens[7] 0 1 1
auto_lens[8] 0 1 1
auto_lens[9] 0 1 1
auto_lens[10] 0 1 1
auto_lens[11] 0 1 1
auto_lens[12] 0 1 1
auto_lens[13] 0 1 1
auto_lens[14] 0 1 1
auto_lens[15] 0 1 1
auto_lens[16] 0 1 1
auto_lens[17] 0 1 1
auto_lens[18] 0 1 1
auto_lens[19] 0 1 1
auto_lens[20] 0 1 1
auto_lens[21] 0 1 1
auto_lens[22] 0 1 1
auto_lens[23] 0 1 1
auto_lens[24] 0 1 1
auto_lens[25] 0 1 1
auto_lens[26] 0 1 1
auto_lens[27] 0 1 1
auto_lens[28] 0 1 1
auto_lens[29] 0 1 1
auto_lens[30] 0 1 1
auto_lens[31] 0 1 1
auto_lens[32] 0 1 1
auto_lens[33] 0 1 1
auto_lens[34] 0 1 1
auto_lens[35] 0 1 1
auto_lens[36] 0 1 1
auto_lens[37] 0 1 1
auto_lens[38] 0 1 1
auto_lens[39] 0 1 1
auto_lens[40] 0 1 1
auto_lens[41] 0 1 1
auto_lens[42] 0 1 1
auto_lens[43] 0 1 1
auto_lens[44] 0 1 1
auto_lens[45] 0 1 1
auto_lens[46] 0 1 1
auto_lens[47] 0 1 1
auto_lens[48] 0 1 1
auto_lens[49] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto_lens[0] 116502 1 T1 1 T2 90 T3 29
len_2049 12 1 T47 2 T70 2 T102 1
len_2048 90 1 T13 2 T16 1 T24 1
len_2047 2 1 T54 1 T9 1 - -
len_1025 14 1 T39 1 T103 3 T104 1
len_1024 141 1 T6 2 T13 4 T16 2
len_1023 2 1 T54 1 T11 1 - -
len_513 4 1 T105 1 T106 3 - -
len_512 156 1 T6 1 T13 5 T16 2
len_511 1 1 T27 1 - - - -
len_1 1232 1 T2 2 T80 1 T16 46
len_0 5632 1 T2 1 T3 5 T4 1



Summary for Variable msg_len_upper_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 1 0 0.00


User Defined Bins for msg_len_upper_cp

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
len_upper 0 1 1



Summary for Cross msg_len_lower_cross

Samples crossed: hmac_en msg_len_lower_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 122 100 22 18.03 100


Automatically Generated Cross Bins for msg_len_lower_cross

Uncovered bins
hmac_enmsg_len_lower_cpCOUNTAT LEASTNUMBERSTATUS
[auto[0]] [auto_lens[1] , auto_lens[2] , auto_lens[3] , auto_lens[4] , auto_lens[5] , auto_lens[6] , auto_lens[7] , auto_lens[8] , auto_lens[9] , auto_lens[10] , auto_lens[11] , auto_lens[12] , auto_lens[13] , auto_lens[14] , auto_lens[15] , auto_lens[16] , auto_lens[17] , auto_lens[18] , auto_lens[19] , auto_lens[20] , auto_lens[21] , auto_lens[22] , auto_lens[23] , auto_lens[24] , auto_lens[25] , auto_lens[26] , auto_lens[27] , auto_lens[28] , auto_lens[29] , auto_lens[30] , auto_lens[31] , auto_lens[32] , auto_lens[33] , auto_lens[34] , auto_lens[35] , auto_lens[36] , auto_lens[37] , auto_lens[38] , auto_lens[39] , auto_lens[40] , auto_lens[41] , auto_lens[42] , auto_lens[43] , auto_lens[44] , auto_lens[45] , auto_lens[46] , auto_lens[47] , auto_lens[48] , auto_lens[49]] -- -- 49
[auto[0]] [len_513] 0 1 1
[auto[1]] [auto_lens[1] , auto_lens[2] , auto_lens[3] , auto_lens[4] , auto_lens[5] , auto_lens[6] , auto_lens[7] , auto_lens[8] , auto_lens[9] , auto_lens[10] , auto_lens[11] , auto_lens[12] , auto_lens[13] , auto_lens[14] , auto_lens[15] , auto_lens[16] , auto_lens[17] , auto_lens[18] , auto_lens[19] , auto_lens[20] , auto_lens[21] , auto_lens[22] , auto_lens[23] , auto_lens[24] , auto_lens[25] , auto_lens[26] , auto_lens[27] , auto_lens[28] , auto_lens[29] , auto_lens[30] , auto_lens[31] , auto_lens[32] , auto_lens[33] , auto_lens[34] , auto_lens[35] , auto_lens[36] , auto_lens[37] , auto_lens[38] , auto_lens[39] , auto_lens[40] , auto_lens[41] , auto_lens[42] , auto_lens[43] , auto_lens[44] , auto_lens[45] , auto_lens[46] , auto_lens[47] , auto_lens[48] , auto_lens[49]] -- -- 49
[auto[1]] [len_511] 0 1 1


Covered bins
hmac_enmsg_len_lower_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto_lens[0] 62908 1 T2 90 T3 11 T6 228
auto[0] len_2049 2 1 T47 2 - - - -
auto[0] len_2048 54 1 T13 2 T24 1 T61 1
auto[0] len_2047 1 1 T54 1 - - - -
auto[0] len_1025 1 1 T107 1 - - - -
auto[0] len_1024 83 1 T6 1 T13 3 T16 1
auto[0] len_1023 1 1 T54 1 - - - -
auto[0] len_512 91 1 T6 1 T13 4 T16 1
auto[0] len_511 1 1 T27 1 - - - -
auto[0] len_1 149 1 T2 2 T80 1 T65 2
auto[0] len_0 1978 1 T2 1 T3 1 T4 1
auto[1] auto_lens[0] 53594 1 T1 1 T3 18 T6 168
auto[1] len_2049 10 1 T70 2 T102 1 T108 1
auto[1] len_2048 36 1 T16 1 T79 1 T109 1
auto[1] len_2047 1 1 T9 1 - - - -
auto[1] len_1025 13 1 T39 1 T103 3 T104 1
auto[1] len_1024 58 1 T6 1 T13 1 T16 1
auto[1] len_1023 1 1 T11 1 - - - -
auto[1] len_513 4 1 T105 1 T106 3 - -
auto[1] len_512 65 1 T13 1 T16 1 T29 1
auto[1] len_1 1083 1 T16 46 T110 4 T24 2
auto[1] len_0 3654 1 T3 4 T14 1 T15 2



Summary for Cross msg_len_upper_cross

Samples crossed: hmac_en msg_len_upper_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 2 2 0 0.00 2


Automatically Generated Cross Bins for msg_len_upper_cross

Uncovered bins
hmac_enmsg_len_upper_cpCOUNTAT LEASTNUMBERSTATUS
* * -- -- 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%