Group : hmac_env_pkg::hmac_env_cov::save_and_restore_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : hmac_env_pkg::hmac_env_cov::save_and_restore_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_hmac_env_0.1/hmac_env_cov.sv



Summary for Group hmac_env_pkg::hmac_env_cov::save_and_restore_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 6 0 6 100.00
Crosses 9 0 9 100.00


Variables for Group hmac_env_pkg::hmac_env_cov::save_and_restore_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
digest_size_cp 3 0 3 100.00 100 1 1 0
save_and_restore_cp 3 0 3 100.00 100 1 1 0


Crosses for Group hmac_env_pkg::hmac_env_cov::save_and_restore_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
sar_type_x_digest_size 9 0 9 100.00 100 1 1 0


Summary for Variable digest_size_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for digest_size_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
sha2_512 172 1 T3 1 T4 4 T18 1
sha2_384 204 1 T2 2 T3 1 T19 2
sha2_256 190 1 T3 1 T4 1 T18 1



Summary for Variable save_and_restore_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for save_and_restore_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
stop_and_continue 208 1 T2 1 T3 2 T4 2
different_context 177 1 T4 2 T18 1 T139 1
same_context 181 1 T2 1 T3 1 T4 1



Summary for Cross sar_type_x_digest_size

Samples crossed: save_and_restore_cp digest_size_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 9 0 9 100.00


Automatically Generated Cross Bins for sar_type_x_digest_size

Bins
save_and_restore_cpdigest_size_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
stop_and_continue sha2_512 63 1 T3 1 T4 2 T62 1
stop_and_continue sha2_384 72 1 T2 1 T7 2 T49 1
stop_and_continue sha2_256 73 1 T3 1 T28 1 T19 1
different_context sha2_512 58 1 T4 1 T139 1 T51 1
different_context sha2_384 54 1 T140 1 T31 1 T21 1
different_context sha2_256 65 1 T4 1 T18 1 T127 1
same_context sha2_512 51 1 T4 1 T18 1 T77 1
same_context sha2_384 78 1 T2 1 T3 1 T19 2
same_context sha2_256 52 1 T62 2 T141 1 T34 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%