Group : hmac_env_pkg::hmac_env_cov::save_and_restore_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : hmac_env_pkg::hmac_env_cov::save_and_restore_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_hmac_env_0.1/hmac_env_cov.sv



Summary for Group hmac_env_pkg::hmac_env_cov::save_and_restore_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 6 0 6 100.00
Crosses 9 0 9 100.00


Variables for Group hmac_env_pkg::hmac_env_cov::save_and_restore_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
digest_size_cp 3 0 3 100.00 100 1 1 0
save_and_restore_cp 3 0 3 100.00 100 1 1 0


Crosses for Group hmac_env_pkg::hmac_env_cov::save_and_restore_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
sar_type_x_digest_size 9 0 9 100.00 100 1 1 0


Summary for Variable digest_size_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for digest_size_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
sha2_512 179 1 T1 3 T3 3 T16 1
sha2_384 197 1 T1 3 T3 1 T60 1
sha2_256 217 1 T1 1 T3 3 T4 1



Summary for Variable save_and_restore_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for save_and_restore_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
stop_and_continue 188 1 T1 2 T3 2 T4 1
different_context 205 1 T1 2 T3 5 T16 1
same_context 200 1 T1 3 T16 1 T133 1



Summary for Cross sar_type_x_digest_size

Samples crossed: save_and_restore_cp digest_size_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 9 0 9 100.00


Automatically Generated Cross Bins for sar_type_x_digest_size

Bins
save_and_restore_cpdigest_size_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
stop_and_continue sha2_512 58 1 T3 2 T134 1 T100 1
stop_and_continue sha2_384 61 1 T1 1 T60 1 T19 1
stop_and_continue sha2_256 69 1 T1 1 T4 1 T19 1
different_context sha2_512 56 1 T1 2 T3 1 T60 1
different_context sha2_384 70 1 T3 1 T61 1 T134 1
different_context sha2_256 79 1 T3 3 T16 1 T19 1
same_context sha2_512 65 1 T1 1 T16 1 T134 1
same_context sha2_384 66 1 T1 2 T97 1 T100 1
same_context sha2_256 69 1 T133 1 T27 1 T100 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%