Group : hmac_env_pkg::hmac_env_cov::save_and_restore_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : hmac_env_pkg::hmac_env_cov::save_and_restore_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_hmac_env_0.1/hmac_env_cov.sv



Summary for Group hmac_env_pkg::hmac_env_cov::save_and_restore_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 6 0 6 100.00
Crosses 9 0 9 100.00


Variables for Group hmac_env_pkg::hmac_env_cov::save_and_restore_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
digest_size_cp 3 0 3 100.00 100 1 1 0
save_and_restore_cp 3 0 3 100.00 100 1 1 0


Crosses for Group hmac_env_pkg::hmac_env_cov::save_and_restore_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
sar_type_x_digest_size 9 0 9 100.00 100 1 1 0


Summary for Variable digest_size_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for digest_size_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
sha2_512 202 1 T4 1 T10 1 T8 2
sha2_384 204 1 T6 3 T9 2 T57 5
sha2_256 189 1 T5 1 T6 1 T9 1



Summary for Variable save_and_restore_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for save_and_restore_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
stop_and_continue 197 1 T6 2 T9 1 T8 1
different_context 203 1 T6 1 T9 2 T10 1
same_context 195 1 T4 1 T5 1 T6 1



Summary for Cross sar_type_x_digest_size

Samples crossed: save_and_restore_cp digest_size_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 9 0 9 100.00


Automatically Generated Cross Bins for sar_type_x_digest_size

Bins
save_and_restore_cpdigest_size_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
stop_and_continue sha2_512 70 1 T8 1 T53 1 T133 1
stop_and_continue sha2_384 61 1 T6 2 T26 3 T12 1
stop_and_continue sha2_256 66 1 T9 1 T57 1 T53 1
different_context sha2_512 58 1 T10 1 T8 1 T22 1
different_context sha2_384 82 1 T6 1 T9 2 T57 1
different_context sha2_256 63 1 T21 1 T53 1 T22 1
same_context sha2_512 74 1 T4 1 T21 1 T57 3
same_context sha2_384 61 1 T57 4 T133 1 T11 1
same_context sha2_256 60 1 T5 1 T6 1 T21 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%