Group : hmac_env_pkg::hmac_env_cov::save_and_restore_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : hmac_env_pkg::hmac_env_cov::save_and_restore_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_hmac_env_0.1/hmac_env_cov.sv



Summary for Group hmac_env_pkg::hmac_env_cov::save_and_restore_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 6 0 6 100.00
Crosses 9 0 9 100.00


Variables for Group hmac_env_pkg::hmac_env_cov::save_and_restore_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
digest_size_cp 3 0 3 100.00 100 1 1 0
save_and_restore_cp 3 0 3 100.00 100 1 1 0


Crosses for Group hmac_env_pkg::hmac_env_cov::save_and_restore_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
sar_type_x_digest_size 9 0 9 100.00 100 1 1 0


Summary for Variable digest_size_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for digest_size_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
sha2_512 163 1 T4 1 T9 1 T41 2
sha2_384 156 1 T6 1 T21 2 T41 1
sha2_256 166 1 T4 1 T5 3 T24 1



Summary for Variable save_and_restore_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for save_and_restore_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
stop_and_continue 152 1 T6 1 T9 2 T21 2
different_context 156 1 T4 1 T5 3 T21 2
same_context 177 1 T4 1 T24 1 T22 2



Summary for Cross sar_type_x_digest_size

Samples crossed: save_and_restore_cp digest_size_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 9 0 9 100.00


Automatically Generated Cross Bins for sar_type_x_digest_size

Bins
save_and_restore_cpdigest_size_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
stop_and_continue sha2_512 57 1 T9 1 T41 2 T22 1
stop_and_continue sha2_384 49 1 T6 1 T21 1 T41 1
stop_and_continue sha2_256 46 1 T9 1 T21 1 T40 1
different_context sha2_512 51 1 T4 1 T29 2 T25 1
different_context sha2_384 52 1 T21 1 T77 1 T40 1
different_context sha2_256 53 1 T5 3 T21 1 T22 1
same_context sha2_512 55 1 T22 1 T34 1 T35 1
same_context sha2_384 55 1 T35 1 T122 1 T123 1
same_context sha2_256 67 1 T4 1 T24 1 T22 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%