Group : i2c_env_pkg::i2c_fifo_reset_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : i2c_env_pkg::i2c_fifo_reset_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
81.82 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_i2c_env_0.1/i2c_env_cov.sv



Summary for Group i2c_env_pkg::i2c_fifo_reset_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 20 2 18 90.00
Crosses 24 6 18 75.00


Variables for Group i2c_env_pkg::i2c_fifo_reset_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_acq_overflow 2 1 1 50.00 100 1 1 2
cp_acq_threshold 2 0 2 100.00 100 1 1 2
cp_acqrst 2 0 2 100.00 100 1 1 2
cp_fmt_threshold 2 0 2 100.00 100 1 1 2
cp_fmtrst 2 0 2 100.00 100 1 1 2
cp_rx_overflow 2 1 1 50.00 100 1 1 2
cp_rx_threshold 2 0 2 100.00 100 1 1 2
cp_rxrst 2 0 2 100.00 100 1 1 2
cp_tx_threshold 2 0 2 100.00 100 1 1 2
cp_txrst 2 0 2 100.00 100 1 1 2


Crosses for Group i2c_env_pkg::i2c_fifo_reset_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
cp_fmt_threshold_cross 4 0 4 100.00 100 1 1 0
cp_rx_threshold_cross 4 1 3 75.00 100 1 1 0
cp_acq_threshold_cross 4 1 3 75.00 100 1 1 0
cp_rx_overflow_cross 4 2 2 50.00 100 1 1 0
cp_acq_overflow_cross 4 2 2 50.00 100 1 1 0
cp_tx_threshold_cross 4 0 4 100.00 100 1 1 0


Summary for Variable cp_acq_overflow

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 1 1 50.00


Automatically Generated Bins for cp_acq_overflow

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
[auto[1]] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3669 1 T1 1 T2 1 T3 1



Summary for Variable cp_acq_threshold

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_acq_threshold

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3664 1 T1 1 T2 1 T3 1
auto[1] 5 1 T231 5 - - - -



Summary for Variable cp_acqrst

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_acqrst

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1042 1 T43 12 T33 5 T45 20
auto[1] 2627 1 T1 1 T2 1 T3 1



Summary for Variable cp_fmt_threshold

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_fmt_threshold

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3015 1 T1 1 T2 1 T3 1
auto[1] 654 1 T31 5 T33 5 T34 5



Summary for Variable cp_fmtrst

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_fmtrst

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 921 1 T31 5 T43 6 T33 5
auto[1] 2748 1 T1 1 T2 1 T3 1



Summary for Variable cp_rx_overflow

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 1 1 50.00


Automatically Generated Bins for cp_rx_overflow

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
[auto[1]] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3669 1 T1 1 T2 1 T3 1



Summary for Variable cp_rx_threshold

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_rx_threshold

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3644 1 T1 1 T2 1 T3 1
auto[1] 25 1 T144 1 T232 1 T113 1



Summary for Variable cp_rxrst

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_rxrst

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1267 1 T31 5 T43 12 T33 5
auto[1] 2402 1 T1 1 T2 1 T3 1



Summary for Variable cp_tx_threshold

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_tx_threshold

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3227 1 T1 1 T2 1 T3 1
auto[1] 442 1 T31 2 T33 1 T34 4



Summary for Variable cp_txrst

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_txrst

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1042 1 T31 5 T43 12 T34 5
auto[1] 2627 1 T1 1 T2 1 T3 1



Summary for Cross cp_fmt_threshold_cross

Samples crossed: cp_fmt_threshold cp_fmtrst
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_fmt_threshold_cross

Bins
cp_fmt_thresholdcp_fmtrstCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 373 1 T43 6 T45 10 T81 6
auto[0] auto[1] 2642 1 T1 1 T2 1 T3 1
auto[1] auto[0] 548 1 T31 5 T33 5 T34 5
auto[1] auto[1] 106 1 T38 1 T72 3 T39 1



Summary for Cross cp_rx_threshold_cross

Samples crossed: cp_rx_threshold cp_rxrst
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 1 3 75.00 1


Automatically Generated Cross Bins for cp_rx_threshold_cross

Uncovered bins
cp_rx_thresholdcp_rxrstCOUNTAT LEASTNUMBERSTATUS
[auto[1]] [auto[0]] 0 1 1


Covered bins
cp_rx_thresholdcp_rxrstCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1267 1 T31 5 T43 12 T33 5
auto[0] auto[1] 2377 1 T1 1 T2 1 T3 1
auto[1] auto[1] 25 1 T144 1 T232 1 T113 1



Summary for Cross cp_acq_threshold_cross

Samples crossed: cp_acq_threshold cp_fmtrst
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 1 3 75.00 1


Automatically Generated Cross Bins for cp_acq_threshold_cross

Uncovered bins
cp_acq_thresholdcp_fmtrstCOUNTAT LEASTNUMBERSTATUS
[auto[1]] [auto[1]] 0 1 1


Covered bins
cp_acq_thresholdcp_fmtrstCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 916 1 T31 5 T43 6 T33 5
auto[0] auto[1] 2748 1 T1 1 T2 1 T3 1
auto[1] auto[0] 5 1 T231 5 - - - -



Summary for Cross cp_rx_overflow_cross

Samples crossed: cp_rx_overflow cp_rxrst
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 2 2 50.00 2


Automatically Generated Cross Bins for cp_rx_overflow_cross

Element holes
cp_rx_overflowcp_rxrstCOUNTAT LEASTNUMBERSTATUS
[auto[1]] * -- -- 2


Covered bins
cp_rx_overflowcp_rxrstCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1267 1 T31 5 T43 12 T33 5
auto[0] auto[1] 2402 1 T1 1 T2 1 T3 1



Summary for Cross cp_acq_overflow_cross

Samples crossed: cp_acq_overflow cp_acqrst
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 2 2 50.00 2


Automatically Generated Cross Bins for cp_acq_overflow_cross

Element holes
cp_acq_overflowcp_acqrstCOUNTAT LEASTNUMBERSTATUS
[auto[1]] * -- -- 2


Covered bins
cp_acq_overflowcp_acqrstCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 1042 1 T43 12 T33 5 T45 20
auto[0] auto[1] 2627 1 T1 1 T2 1 T3 1



Summary for Cross cp_tx_threshold_cross

Samples crossed: cp_tx_threshold cp_txrst
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 4 0 4 100.00


Automatically Generated Cross Bins for cp_tx_threshold_cross

Bins
cp_tx_thresholdcp_txrstCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] auto[0] 857 1 T31 3 T43 12 T34 1
auto[0] auto[1] 2370 1 T1 1 T2 1 T3 1
auto[1] auto[0] 185 1 T31 2 T34 4 T144 2
auto[1] auto[1] 257 1 T33 1 T64 3 T38 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%