dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4302 1 T1 4 T2 8 T13 28
auto[1] 2075 1 T1 2 T2 6 T3 4



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 182 1 T2 2 T13 2 T37 4
auto[134217728:268435455] 238 1 T13 2 T5 2 T47 2
auto[268435456:402653183] 228 1 T3 2 T39 2 T70 2
auto[402653184:536870911] 202 1 T2 2 T13 2 T16 2
auto[536870912:671088639] 196 1 T13 2 T31 2 T39 2
auto[671088640:805306367] 174 1 T17 2 T18 2 T93 2
auto[805306368:939524095] 210 1 T37 2 T47 4 T40 2
auto[939524096:1073741823] 200 1 T13 2 T14 2 T70 2
auto[1073741824:1207959551] 206 1 T13 2 T37 4 T52 6
auto[1207959552:1342177279] 188 1 T52 4 T47 4 T90 2
auto[1342177280:1476395007] 156 1 T18 2 T37 2 T47 4
auto[1476395008:1610612735] 206 1 T13 4 T18 2 T31 2
auto[1610612736:1744830463] 180 1 T13 2 T4 2 T79 2
auto[1744830464:1879048191] 212 1 T13 4 T70 2 T22 2
auto[1879048192:2013265919] 212 1 T2 2 T13 2 T18 2
auto[2013265920:2147483647] 206 1 T13 4 T16 2 T52 2
auto[2147483648:2281701375] 184 1 T13 4 T37 6 T52 2
auto[2281701376:2415919103] 204 1 T13 2 T70 2 T5 2
auto[2415919104:2550136831] 198 1 T43 2 T4 2 T5 2
auto[2550136832:2684354559] 192 1 T52 2 T47 6 T40 2
auto[2684354560:2818572287] 198 1 T31 2 T70 2 T37 6
auto[2818572288:2952790015] 224 1 T1 2 T14 2 T39 2
auto[2952790016:3087007743] 172 1 T1 2 T14 2 T37 2
auto[3087007744:3221225471] 212 1 T14 2 T16 2 T37 2
auto[3221225472:3355443199] 196 1 T2 2 T14 2 T37 2
auto[3355443200:3489660927] 220 1 T16 2 T17 2 T70 2
auto[3489660928:3623878655] 190 1 T1 2 T2 4 T31 2
auto[3623878656:3758096383] 180 1 T3 2 T18 2 T39 2
auto[3758096384:3892314111] 218 1 T13 2 T17 2 T43 2
auto[3892314112:4026531839] 212 1 T2 2 T14 2 T18 2
auto[4026531840:4160749567] 195 1 T17 2 T31 2 T5 2
auto[4160749568:4294967295] 186 1 T13 2 T93 2 T47 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 106 1 T79 2 T93 2 T47 2
auto[0:134217727] auto[1] 76 1 T2 2 T13 2 T37 4
auto[134217728:268435455] auto[0] 162 1 T47 2 T40 4 T51 2
auto[134217728:268435455] auto[1] 76 1 T13 2 T5 2 T23 2
auto[268435456:402653183] auto[0] 172 1 T39 2 T22 2 T47 6
auto[268435456:402653183] auto[1] 56 1 T3 2 T70 2 T96 2
auto[402653184:536870911] auto[0] 126 1 T13 2 T16 2 T18 2
auto[402653184:536870911] auto[1] 76 1 T2 2 T90 2 T40 2
auto[536870912:671088639] auto[0] 140 1 T13 2 T31 2 T39 2
auto[536870912:671088639] auto[1] 56 1 T182 2 T230 2 T427 2
auto[671088640:805306367] auto[0] 102 1 T17 2 T18 2 T93 2
auto[671088640:805306367] auto[1] 72 1 T219 2 T422 2 T55 4
auto[805306368:939524095] auto[0] 148 1 T37 2 T47 4 T40 2
auto[805306368:939524095] auto[1] 62 1 T388 2 T74 2 T284 2
auto[939524096:1073741823] auto[0] 118 1 T13 2 T14 2 T47 2
auto[939524096:1073741823] auto[1] 82 1 T70 2 T37 2 T47 2
auto[1073741824:1207959551] auto[0] 142 1 T13 2 T52 6 T93 2
auto[1073741824:1207959551] auto[1] 64 1 T37 4 T19 2 T105 2
auto[1207959552:1342177279] auto[0] 130 1 T52 4 T47 2 T76 2
auto[1207959552:1342177279] auto[1] 58 1 T47 2 T90 2 T42 2
auto[1342177280:1476395007] auto[0] 106 1 T18 2 T37 2 T47 2
auto[1342177280:1476395007] auto[1] 50 1 T47 2 T90 2 T135 2
auto[1476395008:1610612735] auto[0] 156 1 T13 4 T18 2 T31 2
auto[1476395008:1610612735] auto[1] 50 1 T37 2 T47 2 T23 2
auto[1610612736:1744830463] auto[0] 120 1 T13 2 T4 2 T79 2
auto[1610612736:1744830463] auto[1] 60 1 T47 2 T23 2 T26 2
auto[1744830464:1879048191] auto[0] 138 1 T13 4 T22 2 T93 2
auto[1744830464:1879048191] auto[1] 74 1 T70 2 T95 2 T55 2
auto[1879048192:2013265919] auto[0] 162 1 T2 2 T13 2 T18 2
auto[1879048192:2013265919] auto[1] 50 1 T25 2 T180 2 T228 2
auto[2013265920:2147483647] auto[0] 134 1 T13 2 T16 2 T40 2
auto[2013265920:2147483647] auto[1] 72 1 T13 2 T52 2 T47 2
auto[2147483648:2281701375] auto[0] 136 1 T13 2 T37 4 T52 2
auto[2147483648:2281701375] auto[1] 48 1 T13 2 T37 2 T186 2
auto[2281701376:2415919103] auto[0] 140 1 T5 2 T41 2 T76 2
auto[2281701376:2415919103] auto[1] 64 1 T13 2 T70 2 T40 2
auto[2415919104:2550136831] auto[0] 124 1 T43 2 T4 2 T5 2
auto[2415919104:2550136831] auto[1] 74 1 T52 2 T47 2 T369 2
auto[2550136832:2684354559] auto[0] 136 1 T52 2 T47 6 T40 2
auto[2550136832:2684354559] auto[1] 56 1 T118 2 T42 2 T73 2
auto[2684354560:2818572287] auto[0] 110 1 T37 4 T52 2 T47 4
auto[2684354560:2818572287] auto[1] 88 1 T31 2 T70 2 T37 2
auto[2818572288:2952790015] auto[0] 156 1 T1 2 T14 2 T39 2
auto[2818572288:2952790015] auto[1] 68 1 T52 2 T181 2 T76 2
auto[2952790016:3087007743] auto[0] 124 1 T14 2 T37 2 T40 2
auto[2952790016:3087007743] auto[1] 48 1 T1 2 T50 2 T191 2
auto[3087007744:3221225471] auto[0] 156 1 T37 2 T52 2 T47 2
auto[3087007744:3221225471] auto[1] 56 1 T14 2 T16 2 T52 2
auto[3221225472:3355443199] auto[0] 116 1 T14 2 T37 2 T52 2
auto[3221225472:3355443199] auto[1] 80 1 T2 2 T182 2 T47 2
auto[3355443200:3489660927] auto[0] 130 1 T17 2 T4 2 T40 2
auto[3355443200:3489660927] auto[1] 90 1 T16 2 T70 2 T95 2
auto[3489660928:3623878655] auto[0] 128 1 T1 2 T2 4 T31 2
auto[3489660928:3623878655] auto[1] 62 1 T4 2 T5 2 T37 2
auto[3623878656:3758096383] auto[0] 116 1 T18 2 T79 2 T47 2
auto[3623878656:3758096383] auto[1] 64 1 T3 2 T39 2 T37 2
auto[3758096384:3892314111] auto[0] 160 1 T13 2 T17 2 T43 2
auto[3758096384:3892314111] auto[1] 58 1 T47 2 T117 2 T54 2
auto[3892314112:4026531839] auto[0] 144 1 T2 2 T14 2 T18 2
auto[3892314112:4026531839] auto[1] 68 1 T70 2 T5 2 T79 2
auto[4026531840:4160749567] auto[0] 128 1 T17 2 T5 2 T47 2
auto[4026531840:4160749567] auto[1] 67 1 T31 2 T37 2 T47 2
auto[4160749568:4294967295] auto[0] 136 1 T13 2 T93 2 T47 2
auto[4160749568:4294967295] auto[1] 50 1 T55 2 T428 2 T220 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%