dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4550 1 T1 4 T3 4 T4 6
auto[1] 2078 1 T1 6 T3 4 T4 2



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 180 1 T20 2 T50 2 T44 2
auto[134217728:268435455] 212 1 T1 2 T96 2 T45 2
auto[268435456:402653183] 200 1 T3 2 T16 2 T42 2
auto[402653184:536870911] 178 1 T61 2 T62 2 T6 2
auto[536870912:671088639] 194 1 T1 2 T3 2 T45 2
auto[671088640:805306367] 178 1 T3 2 T107 2 T99 4
auto[805306368:939524095] 220 1 T97 2 T65 2 T47 2
auto[939524096:1073741823] 184 1 T1 2 T60 2 T107 2
auto[1073741824:1207959551] 252 1 T60 2 T24 2 T45 2
auto[1207959552:1342177279] 228 1 T1 2 T60 2 T96 4
auto[1342177280:1476395007] 226 1 T45 2 T61 2 T62 2
auto[1476395008:1610612735] 200 1 T51 2 T45 2 T65 2
auto[1610612736:1744830463] 218 1 T96 2 T42 4 T45 2
auto[1744830464:1879048191] 192 1 T96 2 T45 2 T108 2
auto[1879048192:2013265919] 210 1 T1 2 T62 2 T65 4
auto[2013265920:2147483647] 210 1 T108 2 T46 2 T61 2
auto[2147483648:2281701375] 246 1 T41 2 T51 2 T23 2
auto[2281701376:2415919103] 188 1 T60 4 T45 2 T62 2
auto[2415919104:2550136831] 210 1 T24 4 T45 2 T6 4
auto[2550136832:2684354559] 206 1 T3 2 T16 2 T60 2
auto[2684354560:2818572287] 240 1 T4 2 T97 2 T20 2
auto[2818572288:2952790015] 208 1 T41 2 T60 2 T44 2
auto[2952790016:3087007743] 210 1 T6 8 T123 2 T47 6
auto[3087007744:3221225471] 192 1 T4 2 T44 2 T24 2
auto[3221225472:3355443199] 186 1 T107 2 T62 2 T6 2
auto[3355443200:3489660927] 218 1 T51 2 T96 2 T42 2
auto[3489660928:3623878655] 232 1 T4 2 T51 2 T65 2
auto[3623878656:3758096383] 218 1 T23 2 T96 2 T45 2
auto[3758096384:3892314111] 192 1 T4 2 T23 2 T107 2
auto[3892314112:4026531839] 222 1 T20 2 T50 2 T45 2
auto[4026531840:4160749567] 208 1 T122 2 T6 8 T7 4
auto[4160749568:4294967295] 170 1 T41 2 T45 2 T61 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 134 1 T20 2 T50 2 T44 2
auto[0:134217727] auto[1] 46 1 T22 2 T7 2 T247 2
auto[134217728:268435455] auto[0] 140 1 T96 2 T45 2 T65 2
auto[134217728:268435455] auto[1] 72 1 T1 2 T6 2 T47 2
auto[268435456:402653183] auto[0] 148 1 T3 2 T42 2 T6 2
auto[268435456:402653183] auto[1] 52 1 T16 2 T75 2 T183 2
auto[402653184:536870911] auto[0] 116 1 T6 2 T47 2 T64 2
auto[402653184:536870911] auto[1] 62 1 T61 2 T62 2 T47 2
auto[536870912:671088639] auto[0] 110 1 T1 2 T45 2 T99 2
auto[536870912:671088639] auto[1] 84 1 T3 2 T6 2 T123 2
auto[671088640:805306367] auto[0] 110 1 T107 2 T99 2 T62 2
auto[671088640:805306367] auto[1] 68 1 T3 2 T99 2 T6 2
auto[805306368:939524095] auto[0] 136 1 T65 2 T64 2 T229 2
auto[805306368:939524095] auto[1] 84 1 T97 2 T47 2 T251 2
auto[939524096:1073741823] auto[0] 134 1 T60 2 T107 2 T61 2
auto[939524096:1073741823] auto[1] 50 1 T1 2 T6 2 T123 2
auto[1073741824:1207959551] auto[0] 186 1 T60 2 T24 2 T45 2
auto[1073741824:1207959551] auto[1] 66 1 T226 2 T104 4 T254 2
auto[1207959552:1342177279] auto[0] 146 1 T60 2 T96 2 T47 2
auto[1207959552:1342177279] auto[1] 82 1 T1 2 T96 2 T122 2
auto[1342177280:1476395007] auto[0] 180 1 T45 2 T61 2 T62 2
auto[1342177280:1476395007] auto[1] 46 1 T104 2 T183 2 T91 2
auto[1476395008:1610612735] auto[0] 130 1 T51 2 T45 2 T6 4
auto[1476395008:1610612735] auto[1] 70 1 T65 2 T6 2 T48 2
auto[1610612736:1744830463] auto[0] 156 1 T96 2 T42 4 T45 2
auto[1610612736:1744830463] auto[1] 62 1 T54 2 T48 2 T18 2
auto[1744830464:1879048191] auto[0] 134 1 T96 2 T108 2 T6 2
auto[1744830464:1879048191] auto[1] 58 1 T45 2 T65 4 T200 2
auto[1879048192:2013265919] auto[0] 140 1 T1 2 T62 2 T65 2
auto[1879048192:2013265919] auto[1] 70 1 T65 2 T123 4 T47 2
auto[2013265920:2147483647] auto[0] 140 1 T61 2 T6 2 T47 4
auto[2013265920:2147483647] auto[1] 70 1 T108 2 T46 2 T25 2
auto[2147483648:2281701375] auto[0] 164 1 T23 2 T21 2 T6 4
auto[2147483648:2281701375] auto[1] 82 1 T41 2 T51 2 T124 2
auto[2281701376:2415919103] auto[0] 118 1 T60 4 T45 2 T62 2
auto[2281701376:2415919103] auto[1] 70 1 T196 2 T104 2 T43 4
auto[2415919104:2550136831] auto[0] 148 1 T6 4 T47 2 T49 2
auto[2415919104:2550136831] auto[1] 62 1 T24 4 T45 2 T47 2
auto[2550136832:2684354559] auto[0] 132 1 T3 2 T45 2 T6 6
auto[2550136832:2684354559] auto[1] 74 1 T16 2 T60 2 T45 2
auto[2684354560:2818572287] auto[0] 164 1 T44 2 T96 2 T6 4
auto[2684354560:2818572287] auto[1] 76 1 T4 2 T97 2 T20 2
auto[2818572288:2952790015] auto[0] 150 1 T41 2 T60 2 T44 2
auto[2818572288:2952790015] auto[1] 58 1 T7 2 T64 2 T80 2
auto[2952790016:3087007743] auto[0] 146 1 T6 8 T47 6 T241 4
auto[2952790016:3087007743] auto[1] 64 1 T123 2 T64 2 T261 2
auto[3087007744:3221225471] auto[0] 136 1 T4 2 T44 2 T24 2
auto[3087007744:3221225471] auto[1] 56 1 T45 2 T123 2 T347 2
auto[3221225472:3355443199] auto[0] 124 1 T62 2 T125 2 T193 2
auto[3221225472:3355443199] auto[1] 62 1 T107 2 T6 2 T7 2
auto[3355443200:3489660927] auto[0] 148 1 T51 2 T96 2 T42 2
auto[3355443200:3489660927] auto[1] 70 1 T104 2 T183 2 T194 2
auto[3489660928:3623878655] auto[0] 146 1 T4 2 T51 2 T21 2
auto[3489660928:3623878655] auto[1] 86 1 T65 2 T400 2 T267 2
auto[3623878656:3758096383] auto[0] 158 1 T23 2 T47 8 T28 2
auto[3623878656:3758096383] auto[1] 60 1 T96 2 T45 2 T47 4
auto[3758096384:3892314111] auto[0] 146 1 T4 2 T23 2 T107 2
auto[3758096384:3892314111] auto[1] 46 1 T226 2 T81 2 T212 2
auto[3892314112:4026531839] auto[0] 170 1 T20 2 T45 2 T6 6
auto[3892314112:4026531839] auto[1] 52 1 T50 2 T122 2 T25 2
auto[4026531840:4160749567] auto[0] 130 1 T6 6 T7 4 T37 2
auto[4026531840:4160749567] auto[1] 78 1 T122 2 T6 2 T247 2
auto[4160749568:4294967295] auto[0] 130 1 T41 2 T45 2 T47 2
auto[4160749568:4294967295] auto[1] 40 1 T61 2 T65 2 T55 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%