dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4902 1 T1 10 T2 6 T22 16
auto[1] 2300 1 T2 2 T22 6 T102 2


Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 250 1 T1 2 T22 2 T6 4
auto[134217728:268435455] 216 1 T1 2 T65 2 T47 2
auto[268435456:402653183] 242 1 T22 2 T132 2 T198 2
auto[402653184:536870911] 236 1 T1 2 T22 2 T47 2
auto[536870912:671088639] 236 1 T1 2 T47 2 T24 2
auto[671088640:805306367] 196 1 T42 2 T23 2 T48 4
auto[805306368:939524095] 216 1 T102 2 T23 2 T6 6
auto[939524096:1073741823] 246 1 T2 2 T102 4 T110 2
auto[1073741824:1207959551] 196 1 T22 2 T41 2 T42 2
auto[1207959552:1342177279] 210 1 T22 2 T21 2 T6 2
auto[1342177280:1476395007] 210 1 T101 2 T6 4 T59 2
auto[1476395008:1610612735] 236 1 T24 4 T197 2 T59 2
auto[1610612736:1744830463] 240 1 T21 2 T6 6 T193 2
auto[1744830464:1879048191] 252 1 T31 2 T41 2 T20 2
auto[1879048192:2013265919] 232 1 T65 2 T6 6 T193 2
auto[2013265920:2147483647] 184 1 T41 2 T101 2 T23 2
auto[2147483648:2281701375] 198 1 T2 2 T65 2 T198 2
auto[2281701376:2415919103] 204 1 T40 2 T6 2 T133 4
auto[2415919104:2550136831] 240 1 T22 2 T40 2 T6 4
auto[2550136832:2684354559] 204 1 T19 2 T48 2 T45 2
auto[2684354560:2818572287] 202 1 T22 2 T40 2 T102 2
auto[2818572288:2952790015] 226 1 T2 2 T6 4 T61 2
auto[2952790016:3087007743] 238 1 T48 2 T6 8 T59 2
auto[3087007744:3221225471] 236 1 T22 2 T19 2 T65 2
auto[3221225472:3355443199] 200 1 T1 2 T132 2 T198 6
auto[3355443200:3489660927] 206 1 T42 4 T6 4 T44 2
auto[3489660928:3623878655] 246 1 T2 2 T6 6 T133 2
auto[3623878656:3758096383] 254 1 T22 2 T41 2 T48 2
auto[3758096384:3892314111] 230 1 T197 2 T193 2 T133 2
auto[3892314112:4026531839] 266 1 T22 2 T42 6 T132 2
auto[4026531840:4160749567] 236 1 T22 2 T41 2 T65 2
auto[4160749568:4294967295] 218 1 T19 2 T6 6 T193 2


Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 154 1 T1 2 T54 2 T44 2
auto[0:134217727] auto[1] 96 1 T22 2 T6 4 T59 4
auto[134217728:268435455] auto[0] 154 1 T1 2 T65 2 T47 2
auto[134217728:268435455] auto[1] 62 1 T48 2 T269 2 T62 2
auto[268435456:402653183] auto[0] 164 1 T132 2 T6 2 T39 2
auto[268435456:402653183] auto[1] 78 1 T22 2 T198 2 T59 2
auto[402653184:536870911] auto[0] 174 1 T1 2 T22 2 T48 2
auto[402653184:536870911] auto[1] 62 1 T47 2 T122 2 T214 2
auto[536870912:671088639] auto[0] 132 1 T1 2 T47 2 T24 2
auto[536870912:671088639] auto[1] 104 1 T6 2 T58 2 T59 2
auto[671088640:805306367] auto[0] 132 1 T42 2 T48 2 T6 2
auto[671088640:805306367] auto[1] 64 1 T23 2 T48 2 T265 2
auto[805306368:939524095] auto[0] 126 1 T102 2 T23 2 T6 6
auto[805306368:939524095] auto[1] 90 1 T39 2 T269 2 T53 4
auto[939524096:1073741823] auto[0] 184 1 T2 2 T102 2 T6 2
auto[939524096:1073741823] auto[1] 62 1 T102 2 T110 2 T20 2
auto[1073741824:1207959551] auto[0] 134 1 T22 2 T41 2 T42 2
auto[1073741824:1207959551] auto[1] 62 1 T44 2 T53 2 T62 2
auto[1207959552:1342177279] auto[0] 146 1 T133 2 T44 2 T203 2
auto[1207959552:1342177279] auto[1] 64 1 T22 2 T21 2 T6 2
auto[1342177280:1476395007] auto[0] 136 1 T101 2 T6 2 T94 2
auto[1342177280:1476395007] auto[1] 74 1 T6 2 T59 2 T7 2
auto[1476395008:1610612735] auto[0] 170 1 T59 2 T44 2 T61 2
auto[1476395008:1610612735] auto[1] 66 1 T24 4 T197 2 T44 4
auto[1610612736:1744830463] auto[0] 148 1 T21 2 T6 4 T193 2
auto[1610612736:1744830463] auto[1] 92 1 T6 2 T59 2 T52 2
auto[1744830464:1879048191] auto[0] 172 1 T31 2 T21 2 T6 4
auto[1744830464:1879048191] auto[1] 80 1 T41 2 T20 2 T59 2
auto[1879048192:2013265919] auto[0] 158 1 T6 4 T193 2 T61 2
auto[1879048192:2013265919] auto[1] 74 1 T65 2 T6 2 T59 2
auto[2013265920:2147483647] auto[0] 126 1 T41 2 T48 2 T6 4
auto[2013265920:2147483647] auto[1] 58 1 T101 2 T23 2 T20 2
auto[2147483648:2281701375] auto[0] 128 1 T6 4 T54 2 T39 2
auto[2147483648:2281701375] auto[1] 70 1 T2 2 T65 2 T198 2
auto[2281701376:2415919103] auto[0] 142 1 T40 2 T6 2 T133 4
auto[2281701376:2415919103] auto[1] 62 1 T44 2 T25 2 T53 2
auto[2415919104:2550136831] auto[0] 170 1 T22 2 T40 2 T6 2
auto[2415919104:2550136831] auto[1] 70 1 T6 2 T58 2 T59 2
auto[2550136832:2684354559] auto[0] 142 1 T19 2 T48 2 T121 2
auto[2550136832:2684354559] auto[1] 62 1 T45 2 T57 2 T121 2
auto[2684354560:2818572287] auto[0] 150 1 T22 2 T40 2 T102 2
auto[2684354560:2818572287] auto[1] 52 1 T110 2 T6 2 T43 2
auto[2818572288:2952790015] auto[0] 148 1 T2 2 T6 4 T61 2
auto[2818572288:2952790015] auto[1] 78 1 T53 6 T123 2 T184 2
auto[2952790016:3087007743] auto[0] 166 1 T48 2 T6 6 T59 2
auto[2952790016:3087007743] auto[1] 72 1 T6 2 T44 2 T52 2
auto[3087007744:3221225471] auto[0] 166 1 T22 2 T42 2 T59 2
auto[3087007744:3221225471] auto[1] 70 1 T19 2 T65 2 T101 2
auto[3221225472:3355443199] auto[0] 120 1 T1 2 T198 2 T203 2
auto[3221225472:3355443199] auto[1] 80 1 T132 2 T198 4 T20 2
auto[3355443200:3489660927] auto[0] 148 1 T42 4 T6 4 T44 2
auto[3355443200:3489660927] auto[1] 58 1 T61 4 T397 2 T214 4
auto[3489660928:3623878655] auto[0] 160 1 T2 2 T6 6 T133 2
auto[3489660928:3623878655] auto[1] 86 1 T59 2 T44 2 T203 2
auto[3623878656:3758096383] auto[0] 174 1 T22 2 T48 2 T6 4
auto[3623878656:3758096383] auto[1] 80 1 T41 2 T61 2 T53 2
auto[3758096384:3892314111] auto[0] 164 1 T193 2 T133 2 T59 2
auto[3758096384:3892314111] auto[1] 66 1 T197 2 T94 2 T62 4
auto[3892314112:4026531839] auto[0] 190 1 T22 2 T42 6 T24 2
auto[3892314112:4026531839] auto[1] 76 1 T132 2 T110 2 T6 2
auto[4026531840:4160749567] auto[0] 172 1 T22 2 T65 2 T47 2
auto[4026531840:4160749567] auto[1] 64 1 T41 2 T58 2 T97 2
auto[4160749568:4294967295] auto[0] 152 1 T19 2 T6 2 T59 2
auto[4160749568:4294967295] auto[1] 66 1 T6 4 T193 2 T58 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%