dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4239 1 T1 6 T3 10 T16 4
auto[1] 1988 1 T1 2 T3 2 T4 8



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 194 1 T88 2 T89 2 T130 2
auto[134217728:268435455] 198 1 T3 2 T14 2 T242 2
auto[268435456:402653183] 180 1 T6 4 T47 2 T38 6
auto[402653184:536870911] 210 1 T21 2 T89 2 T49 2
auto[536870912:671088639] 194 1 T4 2 T17 2 T35 2
auto[671088640:805306367] 190 1 T21 2 T38 4 T49 2
auto[805306368:939524095] 204 1 T232 2 T35 2 T43 2
auto[939524096:1073741823] 202 1 T160 2 T30 2 T105 2
auto[1073741824:1207959551] 236 1 T1 2 T16 2 T242 2
auto[1207959552:1342177279] 208 1 T1 2 T34 2 T47 2
auto[1342177280:1476395007] 192 1 T3 2 T4 2 T34 2
auto[1476395008:1610612735] 170 1 T3 2 T34 2 T88 2
auto[1610612736:1744830463] 170 1 T21 2 T105 2 T38 4
auto[1744830464:1879048191] 174 1 T34 2 T30 2 T89 2
auto[1879048192:2013265919] 178 1 T34 2 T43 2 T38 2
auto[2013265920:2147483647] 206 1 T1 2 T21 2 T160 2
auto[2147483648:2281701375] 195 1 T16 2 T88 2 T89 2
auto[2281701376:2415919103] 200 1 T14 2 T16 2 T21 2
auto[2415919104:2550136831] 180 1 T4 2 T105 2 T6 2
auto[2550136832:2684354559] 178 1 T1 2 T34 2 T21 2
auto[2684354560:2818572287] 194 1 T3 2 T14 2 T88 2
auto[2818572288:2952790015] 190 1 T34 4 T30 2 T43 2
auto[2952790016:3087007743] 208 1 T88 2 T38 4 T49 2
auto[3087007744:3221225471] 194 1 T3 2 T42 2 T89 2
auto[3221225472:3355443199] 224 1 T88 2 T21 2 T35 2
auto[3355443200:3489660927] 172 1 T89 2 T38 4 T49 2
auto[3489660928:3623878655] 194 1 T34 4 T21 2 T30 4
auto[3623878656:3758096383] 190 1 T3 2 T38 6 T49 4
auto[3758096384:3892314111] 216 1 T88 2 T232 2 T44 2
auto[3892314112:4026531839] 178 1 T13 2 T232 2 T42 2
auto[4026531840:4160749567] 186 1 T34 2 T105 2 T38 2
auto[4160749568:4294967295] 222 1 T4 2 T160 2 T89 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 140 1 T88 2 T89 2 T130 2
auto[0:134217727] auto[1] 54 1 T96 2 T102 2 T97 2
auto[134217728:268435455] auto[0] 146 1 T3 2 T242 2 T130 2
auto[134217728:268435455] auto[1] 52 1 T14 2 T248 2 T95 2
auto[268435456:402653183] auto[0] 122 1 T6 4 T47 2 T38 4
auto[268435456:402653183] auto[1] 58 1 T38 2 T52 2 T409 2
auto[402653184:536870911] auto[0] 134 1 T89 2 T52 2 T228 2
auto[402653184:536870911] auto[1] 76 1 T21 2 T49 2 T67 2
auto[536870912:671088639] auto[0] 118 1 T49 2 T39 2 T115 2
auto[536870912:671088639] auto[1] 76 1 T4 2 T17 2 T35 2
auto[671088640:805306367] auto[0] 136 1 T21 2 T38 4 T49 2
auto[671088640:805306367] auto[1] 54 1 T41 2 T315 2 T272 2
auto[805306368:939524095] auto[0] 146 1 T232 2 T43 2 T38 2
auto[805306368:939524095] auto[1] 58 1 T35 2 T38 2 T49 2
auto[939524096:1073741823] auto[0] 126 1 T38 6 T49 4 T39 2
auto[939524096:1073741823] auto[1] 76 1 T160 2 T30 2 T105 2
auto[1073741824:1207959551] auto[0] 142 1 T16 2 T242 2 T105 2
auto[1073741824:1207959551] auto[1] 94 1 T1 2 T105 2 T95 2
auto[1207959552:1342177279] auto[0] 164 1 T1 2 T34 2 T47 2
auto[1207959552:1342177279] auto[1] 44 1 T39 2 T54 2 T7 2
auto[1342177280:1476395007] auto[0] 124 1 T3 2 T34 2 T6 2
auto[1342177280:1476395007] auto[1] 68 1 T4 2 T247 2 T72 2
auto[1476395008:1610612735] auto[0] 124 1 T3 2 T34 2 T105 2
auto[1476395008:1610612735] auto[1] 46 1 T88 2 T242 2 T38 2
auto[1610612736:1744830463] auto[0] 110 1 T38 4 T49 2 T137 2
auto[1610612736:1744830463] auto[1] 60 1 T21 2 T105 2 T72 2
auto[1744830464:1879048191] auto[0] 130 1 T30 2 T89 2 T105 2
auto[1744830464:1879048191] auto[1] 44 1 T34 2 T49 2 T101 2
auto[1879048192:2013265919] auto[0] 134 1 T34 2 T43 2 T49 2
auto[1879048192:2013265919] auto[1] 44 1 T38 2 T49 2 T95 2
auto[2013265920:2147483647] auto[0] 132 1 T1 2 T160 2 T47 2
auto[2013265920:2147483647] auto[1] 74 1 T21 2 T38 2 T67 2
auto[2147483648:2281701375] auto[0] 149 1 T88 2 T49 4 T40 2
auto[2147483648:2281701375] auto[1] 46 1 T16 2 T89 2 T6 2
auto[2281701376:2415919103] auto[0] 126 1 T16 2 T35 2 T38 2
auto[2281701376:2415919103] auto[1] 74 1 T14 2 T21 2 T38 2
auto[2415919104:2550136831] auto[0] 114 1 T6 2 T38 2 T49 2
auto[2415919104:2550136831] auto[1] 66 1 T4 2 T105 2 T49 2
auto[2550136832:2684354559] auto[0] 112 1 T1 2 T21 2 T38 2
auto[2550136832:2684354559] auto[1] 66 1 T34 2 T49 2 T93 2
auto[2684354560:2818572287] auto[0] 132 1 T3 2 T88 2 T232 4
auto[2684354560:2818572287] auto[1] 62 1 T14 2 T38 2 T230 2
auto[2818572288:2952790015] auto[0] 132 1 T34 2 T30 2 T43 2
auto[2818572288:2952790015] auto[1] 58 1 T34 2 T48 2 T49 2
auto[2952790016:3087007743] auto[0] 146 1 T88 2 T38 4 T49 2
auto[2952790016:3087007743] auto[1] 62 1 T294 2 T73 2 T428 2
auto[3087007744:3221225471] auto[0] 140 1 T3 2 T89 2 T38 2
auto[3087007744:3221225471] auto[1] 54 1 T42 2 T41 2 T58 2
auto[3221225472:3355443199] auto[0] 150 1 T88 2 T21 2 T35 2
auto[3221225472:3355443199] auto[1] 74 1 T38 2 T49 2 T69 2
auto[3355443200:3489660927] auto[0] 116 1 T89 2 T38 4 T49 2
auto[3355443200:3489660927] auto[1] 56 1 T139 2 T429 2 T430 2
auto[3489660928:3623878655] auto[0] 136 1 T34 4 T30 2 T6 2
auto[3489660928:3623878655] auto[1] 58 1 T21 2 T30 2 T248 2
auto[3623878656:3758096383] auto[0] 124 1 T38 2 T49 2 T115 2
auto[3623878656:3758096383] auto[1] 66 1 T3 2 T38 4 T49 2
auto[3758096384:3892314111] auto[0] 150 1 T88 2 T232 2 T44 2
auto[3758096384:3892314111] auto[1] 66 1 T38 2 T49 2 T71 2
auto[3892314112:4026531839] auto[0] 110 1 T42 2 T38 4 T49 4
auto[3892314112:4026531839] auto[1] 68 1 T13 2 T232 2 T130 2
auto[4026531840:4160749567] auto[0] 126 1 T34 2 T38 2 T150 2
auto[4026531840:4160749567] auto[1] 60 1 T105 2 T250 2 T58 2
auto[4160749568:4294967295] auto[0] 148 1 T160 2 T89 2 T47 2
auto[4160749568:4294967295] auto[1] 74 1 T4 2 T49 2 T31 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%