dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4416 1 T1 6 T2 2 T3 40
auto[1] 2172 1 T1 4 T2 10 T3 10



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 216 1 T1 2 T3 2 T13 2
auto[134217728:268435455] 232 1 T1 2 T17 4 T199 2
auto[268435456:402653183] 178 1 T17 2 T196 2 T27 2
auto[402653184:536870911] 192 1 T3 2 T17 2 T52 2
auto[536870912:671088639] 216 1 T3 6 T17 6 T72 2
auto[671088640:805306367] 208 1 T2 2 T3 2 T17 4
auto[805306368:939524095] 262 1 T13 2 T17 4 T20 2
auto[939524096:1073741823] 204 1 T3 2 T17 4 T39 2
auto[1073741824:1207959551] 236 1 T2 2 T3 4 T17 6
auto[1207959552:1342177279] 208 1 T1 2 T3 2 T15 2
auto[1342177280:1476395007] 232 1 T1 2 T17 8 T43 2
auto[1476395008:1610612735] 236 1 T2 4 T3 2 T17 4
auto[1610612736:1744830463] 210 1 T17 2 T208 2 T27 2
auto[1744830464:1879048191] 210 1 T17 2 T43 2 T4 4
auto[1879048192:2013265919] 194 1 T3 2 T72 2 T199 2
auto[2013265920:2147483647] 164 1 T3 4 T16 2 T38 2
auto[2147483648:2281701375] 190 1 T3 2 T16 2 T33 2
auto[2281701376:2415919103] 222 1 T3 2 T13 2 T17 6
auto[2415919104:2550136831] 198 1 T17 2 T4 2 T46 2
auto[2550136832:2684354559] 186 1 T13 2 T16 2 T70 2
auto[2684354560:2818572287] 216 1 T17 2 T70 2 T72 2
auto[2818572288:2952790015] 180 1 T3 2 T17 6 T52 2
auto[2952790016:3087007743] 216 1 T17 2 T199 2 T39 2
auto[3087007744:3221225471] 208 1 T3 2 T13 2 T17 2
auto[3221225472:3355443199] 226 1 T2 2 T16 2 T17 6
auto[3355443200:3489660927] 178 1 T3 2 T17 2 T72 2
auto[3489660928:3623878655] 180 1 T3 4 T17 6 T208 2
auto[3623878656:3758096383] 182 1 T1 2 T17 6 T43 2
auto[3758096384:3892314111] 190 1 T17 8 T20 2 T70 2
auto[3892314112:4026531839] 198 1 T17 4 T72 2 T27 2
auto[4026531840:4160749567] 210 1 T2 2 T3 4 T4 8
auto[4160749568:4294967295] 210 1 T3 4 T17 6 T39 4



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 142 1 T1 2 T3 2 T13 2
auto[0:134217727] auto[1] 74 1 T237 2 T201 2 T268 2
auto[134217728:268435455] auto[0] 152 1 T17 4 T38 2 T25 2
auto[134217728:268435455] auto[1] 80 1 T1 2 T199 2 T33 2
auto[268435456:402653183] auto[0] 104 1 T17 2 T196 2 T4 4
auto[268435456:402653183] auto[1] 74 1 T27 2 T206 2 T211 2
auto[402653184:536870911] auto[0] 116 1 T3 2 T17 2 T52 2
auto[402653184:536870911] auto[1] 76 1 T4 4 T41 4 T76 2
auto[536870912:671088639] auto[0] 152 1 T3 2 T17 6 T72 2
auto[536870912:671088639] auto[1] 64 1 T3 4 T38 2 T25 2
auto[671088640:805306367] auto[0] 142 1 T3 2 T17 2 T45 2
auto[671088640:805306367] auto[1] 66 1 T2 2 T17 2 T20 2
auto[805306368:939524095] auto[0] 168 1 T13 2 T17 2 T20 2
auto[805306368:939524095] auto[1] 94 1 T17 2 T39 2 T211 2
auto[939524096:1073741823] auto[0] 140 1 T3 2 T17 2 T4 2
auto[939524096:1073741823] auto[1] 64 1 T17 2 T39 2 T4 2
auto[1073741824:1207959551] auto[0] 158 1 T3 4 T17 6 T39 2
auto[1073741824:1207959551] auto[1] 78 1 T2 2 T26 2 T5 2
auto[1207959552:1342177279] auto[0] 134 1 T1 2 T3 2 T70 2
auto[1207959552:1342177279] auto[1] 74 1 T15 2 T17 2 T43 2
auto[1342177280:1476395007] auto[0] 154 1 T1 2 T17 6 T43 2
auto[1342177280:1476395007] auto[1] 78 1 T17 2 T240 2 T328 2
auto[1476395008:1610612735] auto[0] 158 1 T2 2 T3 2 T17 2
auto[1476395008:1610612735] auto[1] 78 1 T2 2 T17 2 T46 2
auto[1610612736:1744830463] auto[0] 146 1 T208 2 T27 2 T348 2
auto[1610612736:1744830463] auto[1] 64 1 T17 2 T4 2 T238 2
auto[1744830464:1879048191] auto[0] 146 1 T17 2 T4 4 T46 2
auto[1744830464:1879048191] auto[1] 64 1 T43 2 T48 4 T44 2
auto[1879048192:2013265919] auto[0] 136 1 T3 2 T72 2 T199 2
auto[1879048192:2013265919] auto[1] 58 1 T41 4 T48 2 T44 2
auto[2013265920:2147483647] auto[0] 106 1 T3 4 T16 2 T38 2
auto[2013265920:2147483647] auto[1] 58 1 T39 2 T76 2 T48 4
auto[2147483648:2281701375] auto[0] 132 1 T16 2 T33 2 T39 2
auto[2147483648:2281701375] auto[1] 58 1 T3 2 T48 2 T42 2
auto[2281701376:2415919103] auto[0] 158 1 T3 2 T13 2 T17 6
auto[2281701376:2415919103] auto[1] 64 1 T200 2 T48 4 T102 2
auto[2415919104:2550136831] auto[0] 150 1 T17 2 T4 2 T46 2
auto[2415919104:2550136831] auto[1] 48 1 T41 4 T277 2 T55 2
auto[2550136832:2684354559] auto[0] 132 1 T13 2 T16 2 T70 2
auto[2550136832:2684354559] auto[1] 54 1 T4 2 T64 2 T41 2
auto[2684354560:2818572287] auto[0] 146 1 T70 2 T72 2 T237 2
auto[2684354560:2818572287] auto[1] 70 1 T17 2 T27 2 T39 2
auto[2818572288:2952790015] auto[0] 126 1 T17 6 T52 2 T39 2
auto[2818572288:2952790015] auto[1] 54 1 T3 2 T41 2 T240 2
auto[2952790016:3087007743] auto[0] 152 1 T17 2 T199 2 T39 2
auto[2952790016:3087007743] auto[1] 64 1 T41 4 T279 2 T268 2
auto[3087007744:3221225471] auto[0] 132 1 T3 2 T13 2 T38 2
auto[3087007744:3221225471] auto[1] 76 1 T17 2 T66 2 T131 6
auto[3221225472:3355443199] auto[0] 154 1 T16 2 T17 6 T39 4
auto[3221225472:3355443199] auto[1] 72 1 T2 2 T39 4 T45 2
auto[3355443200:3489660927] auto[0] 112 1 T3 2 T17 2 T72 2
auto[3355443200:3489660927] auto[1] 66 1 T39 2 T4 2 T45 2
auto[3489660928:3623878655] auto[0] 122 1 T3 2 T17 4 T208 2
auto[3489660928:3623878655] auto[1] 58 1 T3 2 T17 2 T39 2
auto[3623878656:3758096383] auto[0] 118 1 T17 2 T43 2 T4 4
auto[3623878656:3758096383] auto[1] 64 1 T1 2 T17 4 T5 2
auto[3758096384:3892314111] auto[0] 134 1 T17 6 T20 2 T43 2
auto[3758096384:3892314111] auto[1] 56 1 T17 2 T70 2 T198 2
auto[3892314112:4026531839] auto[0] 120 1 T17 4 T72 2 T4 4
auto[3892314112:4026531839] auto[1] 78 1 T27 2 T4 4 T64 2
auto[4026531840:4160749567] auto[0] 140 1 T3 4 T4 8 T62 2
auto[4026531840:4160749567] auto[1] 70 1 T2 2 T24 2 T41 2
auto[4160749568:4294967295] auto[0] 134 1 T3 4 T17 6 T39 4
auto[4160749568:4294967295] auto[1] 76 1 T65 2 T45 2 T211 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%