dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4652 1 T2 12 T3 6 T4 2
auto[1] 2148 1 T3 2 T4 4 T13 2



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 216 1 T17 2 T26 4 T43 2
auto[134217728:268435455] 228 1 T23 2 T39 4 T48 2
auto[268435456:402653183] 208 1 T26 8 T24 2 T43 2
auto[402653184:536870911] 244 1 T2 2 T38 2 T96 2
auto[536870912:671088639] 186 1 T26 6 T39 6 T58 2
auto[671088640:805306367] 244 1 T27 2 T39 2 T225 2
auto[805306368:939524095] 220 1 T2 2 T4 4 T17 2
auto[939524096:1073741823] 214 1 T26 2 T24 2 T33 2
auto[1073741824:1207959551] 262 1 T14 2 T17 2 T26 2
auto[1207959552:1342177279] 192 1 T26 2 T23 2 T39 2
auto[1342177280:1476395007] 186 1 T13 2 T39 6 T40 4
auto[1476395008:1610612735] 180 1 T2 2 T39 4 T225 2
auto[1610612736:1744830463] 228 1 T26 6 T23 2 T39 4
auto[1744830464:1879048191] 206 1 T96 2 T39 6 T74 4
auto[1879048192:2013265919] 214 1 T26 6 T39 4 T32 2
auto[2013265920:2147483647] 186 1 T13 2 T109 2 T96 2
auto[2147483648:2281701375] 238 1 T38 2 T26 8 T32 2
auto[2281701376:2415919103] 204 1 T2 2 T26 2 T96 2
auto[2415919104:2550136831] 246 1 T2 2 T26 2 T39 6
auto[2550136832:2684354559] 200 1 T26 2 T24 2 T39 2
auto[2684354560:2818572287] 192 1 T3 4 T17 2 T23 2
auto[2818572288:2952790015] 200 1 T26 4 T23 2 T39 4
auto[2952790016:3087007743] 214 1 T2 2 T3 2 T17 2
auto[3087007744:3221225471] 250 1 T16 2 T26 4 T109 2
auto[3221225472:3355443199] 218 1 T14 2 T16 2 T39 6
auto[3355443200:3489660927] 200 1 T16 2 T97 2 T37 2
auto[3489660928:3623878655] 188 1 T26 4 T109 2 T40 2
auto[3623878656:3758096383] 220 1 T13 2 T26 4 T39 2
auto[3758096384:3892314111] 190 1 T38 2 T26 4 T109 2
auto[3892314112:4026531839] 216 1 T3 2 T4 2 T14 2
auto[4026531840:4160749567] 166 1 T13 2 T14 2 T26 2
auto[4160749568:4294967295] 244 1 T26 6 T39 2 T60 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 152 1 T17 2 T26 4 T39 4
auto[0:134217727] auto[1] 64 1 T43 2 T49 2 T5 2
auto[134217728:268435455] auto[0] 166 1 T23 2 T39 4 T48 2
auto[134217728:268435455] auto[1] 62 1 T328 2 T111 4 T264 2
auto[268435456:402653183] auto[0] 140 1 T26 8 T24 2 T39 6
auto[268435456:402653183] auto[1] 68 1 T43 2 T39 2 T220 2
auto[402653184:536870911] auto[0] 166 1 T2 2 T38 2 T96 2
auto[402653184:536870911] auto[1] 78 1 T134 2 T5 2 T81 2
auto[536870912:671088639] auto[0] 140 1 T26 4 T39 4 T37 2
auto[536870912:671088639] auto[1] 46 1 T26 2 T39 2 T58 2
auto[671088640:805306367] auto[0] 170 1 T39 2 T33 2 T5 2
auto[671088640:805306367] auto[1] 74 1 T27 2 T225 2 T40 2
auto[805306368:939524095] auto[0] 148 1 T2 2 T4 2 T17 2
auto[805306368:939524095] auto[1] 72 1 T4 2 T38 2 T23 2
auto[939524096:1073741823] auto[0] 146 1 T33 2 T40 4 T41 2
auto[939524096:1073741823] auto[1] 68 1 T26 2 T24 2 T40 2
auto[1073741824:1207959551] auto[0] 174 1 T14 2 T17 2 T26 2
auto[1073741824:1207959551] auto[1] 88 1 T47 2 T33 2 T40 2
auto[1207959552:1342177279] auto[0] 120 1 T23 2 T53 4 T276 2
auto[1207959552:1342177279] auto[1] 72 1 T26 2 T39 2 T61 2
auto[1342177280:1476395007] auto[0] 134 1 T13 2 T39 4 T40 2
auto[1342177280:1476395007] auto[1] 52 1 T39 2 T40 2 T63 2
auto[1476395008:1610612735] auto[0] 130 1 T2 2 T39 4 T74 2
auto[1476395008:1610612735] auto[1] 50 1 T225 2 T37 2 T136 2
auto[1610612736:1744830463] auto[0] 166 1 T26 6 T23 2 T39 4
auto[1610612736:1744830463] auto[1] 62 1 T129 2 T5 2 T226 2
auto[1744830464:1879048191] auto[0] 144 1 T96 2 T39 4 T74 2
auto[1744830464:1879048191] auto[1] 62 1 T39 2 T74 2 T104 2
auto[1879048192:2013265919] auto[0] 130 1 T26 2 T39 4 T32 2
auto[1879048192:2013265919] auto[1] 84 1 T26 4 T334 2 T268 2
auto[2013265920:2147483647] auto[0] 128 1 T109 2 T96 2 T39 2
auto[2013265920:2147483647] auto[1] 58 1 T13 2 T274 2 T111 2
auto[2147483648:2281701375] auto[0] 162 1 T38 2 T26 8 T32 2
auto[2147483648:2281701375] auto[1] 76 1 T40 2 T98 2 T8 2
auto[2281701376:2415919103] auto[0] 144 1 T2 2 T96 2 T39 2
auto[2281701376:2415919103] auto[1] 60 1 T26 2 T39 2 T40 2
auto[2415919104:2550136831] auto[0] 152 1 T2 2 T39 2 T48 2
auto[2415919104:2550136831] auto[1] 94 1 T26 2 T39 4 T20 2
auto[2550136832:2684354559] auto[0] 146 1 T26 2 T24 2 T39 2
auto[2550136832:2684354559] auto[1] 54 1 T40 2 T34 2 T111 2
auto[2684354560:2818572287] auto[0] 144 1 T3 2 T17 2 T23 2
auto[2684354560:2818572287] auto[1] 48 1 T3 2 T39 2 T40 2
auto[2818572288:2952790015] auto[0] 126 1 T26 4 T23 2 T39 4
auto[2818572288:2952790015] auto[1] 74 1 T60 2 T97 2 T40 2
auto[2952790016:3087007743] auto[0] 160 1 T2 2 T3 2 T26 2
auto[2952790016:3087007743] auto[1] 54 1 T17 2 T261 2 T420 2
auto[3087007744:3221225471] auto[0] 168 1 T26 2 T109 2 T39 4
auto[3087007744:3221225471] auto[1] 82 1 T16 2 T26 2 T27 2
auto[3221225472:3355443199] auto[0] 160 1 T14 2 T16 2 T39 4
auto[3221225472:3355443199] auto[1] 58 1 T39 2 T74 2 T5 2
auto[3355443200:3489660927] auto[0] 126 1 T16 2 T97 2 T37 2
auto[3355443200:3489660927] auto[1] 74 1 T83 2 T144 2 T264 2
auto[3489660928:3623878655] auto[0] 132 1 T26 4 T109 2 T25 2
auto[3489660928:3623878655] auto[1] 56 1 T40 2 T104 2 T194 2
auto[3623878656:3758096383] auto[0] 156 1 T13 2 T26 2 T39 2
auto[3623878656:3758096383] auto[1] 64 1 T26 2 T276 2 T215 2
auto[3758096384:3892314111] auto[0] 118 1 T38 2 T26 2 T39 4
auto[3758096384:3892314111] auto[1] 72 1 T26 2 T109 2 T47 4
auto[3892314112:4026531839] auto[0] 132 1 T3 2 T14 2 T26 4
auto[3892314112:4026531839] auto[1] 84 1 T4 2 T39 2 T129 2
auto[4026531840:4160749567] auto[0] 102 1 T13 2 T14 2 T26 2
auto[4026531840:4160749567] auto[1] 64 1 T43 2 T40 2 T74 2
auto[4160749568:4294967295] auto[0] 170 1 T26 2 T97 2 T40 2
auto[4160749568:4294967295] auto[1] 74 1 T26 4 T39 2 T60 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%