dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4234 1 T3 12 T16 2 T18 14
auto[1] 1996 1 T2 2 T14 2 T16 2



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 196 1 T207 4 T41 4 T49 2
auto[134217728:268435455] 178 1 T18 2 T39 2 T150 2
auto[268435456:402653183] 188 1 T42 8 T206 2 T43 2
auto[402653184:536870911] 180 1 T18 2 T35 2 T41 2
auto[536870912:671088639] 206 1 T3 2 T18 2 T44 2
auto[671088640:805306367] 220 1 T5 4 T209 2 T51 4
auto[805306368:939524095] 208 1 T18 4 T41 4 T119 2
auto[939524096:1073741823] 184 1 T41 2 T31 2 T5 2
auto[1073741824:1207959551] 166 1 T14 2 T25 4 T35 2
auto[1207959552:1342177279] 162 1 T3 2 T76 2 T207 2
auto[1342177280:1476395007] 194 1 T25 2 T41 2 T42 6
auto[1476395008:1610612735] 182 1 T41 2 T42 4 T5 4
auto[1610612736:1744830463] 180 1 T41 2 T100 4 T283 2
auto[1744830464:1879048191] 174 1 T42 2 T100 2 T5 4
auto[1879048192:2013265919] 206 1 T18 2 T35 2 T42 4
auto[2013265920:2147483647] 220 1 T42 6 T118 2 T150 2
auto[2147483648:2281701375] 198 1 T2 2 T3 2 T16 2
auto[2281701376:2415919103] 198 1 T3 2 T18 2 T31 2
auto[2415919104:2550136831] 206 1 T25 2 T32 2 T42 2
auto[2550136832:2684354559] 192 1 T3 2 T76 2 T41 2
auto[2684354560:2818572287] 206 1 T207 2 T42 4 T27 2
auto[2818572288:2952790015] 200 1 T16 2 T18 2 T101 2
auto[2952790016:3087007743] 160 1 T18 2 T35 2 T207 2
auto[3087007744:3221225471] 196 1 T25 2 T207 2 T42 2
auto[3221225472:3355443199] 192 1 T150 2 T206 2 T27 2
auto[3355443200:3489660927] 218 1 T76 2 T42 2 T401 2
auto[3489660928:3623878655] 244 1 T3 2 T42 2 T31 2
auto[3623878656:3758096383] 166 1 T18 4 T44 4 T49 2
auto[3758096384:3892314111] 190 1 T76 2 T44 2 T4 2
auto[3892314112:4026531839] 234 1 T18 2 T30 4 T42 2
auto[4026531840:4160749567] 178 1 T35 2 T42 2 T5 2
auto[4160749568:4294967295] 208 1 T18 2 T76 2 T39 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 140 1 T207 2 T41 4 T49 2
auto[0:134217727] auto[1] 56 1 T207 2 T213 2 T37 2
auto[134217728:268435455] auto[0] 108 1 T18 2 T49 2 T252 2
auto[134217728:268435455] auto[1] 70 1 T39 2 T150 2 T50 2
auto[268435456:402653183] auto[0] 122 1 T42 6 T206 2 T43 2
auto[268435456:402653183] auto[1] 66 1 T42 2 T36 2 T37 2
auto[402653184:536870911] auto[0] 108 1 T41 2 T139 2 T283 2
auto[402653184:536870911] auto[1] 72 1 T18 2 T35 2 T70 2
auto[536870912:671088639] auto[0] 148 1 T3 2 T18 2 T44 2
auto[536870912:671088639] auto[1] 58 1 T26 2 T281 2 T36 2
auto[671088640:805306367] auto[0] 158 1 T5 2 T209 2 T51 4
auto[671088640:805306367] auto[1] 62 1 T5 2 T113 2 T36 2
auto[805306368:939524095] auto[0] 132 1 T41 4 T27 2 T5 2
auto[805306368:939524095] auto[1] 76 1 T18 4 T119 2 T318 2
auto[939524096:1073741823] auto[0] 120 1 T41 2 T31 2 T5 2
auto[939524096:1073741823] auto[1] 64 1 T51 2 T318 2 T213 2
auto[1073741824:1207959551] auto[0] 124 1 T25 2 T35 2 T100 2
auto[1073741824:1207959551] auto[1] 42 1 T14 2 T25 2 T49 4
auto[1207959552:1342177279] auto[0] 108 1 T3 2 T76 2 T207 2
auto[1207959552:1342177279] auto[1] 54 1 T253 2 T140 2 T37 2
auto[1342177280:1476395007] auto[0] 124 1 T42 2 T119 2 T150 2
auto[1342177280:1476395007] auto[1] 70 1 T25 2 T41 2 T42 4
auto[1476395008:1610612735] auto[0] 122 1 T41 2 T42 2 T5 4
auto[1476395008:1610612735] auto[1] 60 1 T42 2 T213 4 T36 2
auto[1610612736:1744830463] auto[0] 138 1 T41 2 T283 2 T84 2
auto[1610612736:1744830463] auto[1] 42 1 T100 4 T87 2 T37 2
auto[1744830464:1879048191] auto[0] 122 1 T100 2 T5 4 T209 2
auto[1744830464:1879048191] auto[1] 52 1 T42 2 T50 2 T216 4
auto[1879048192:2013265919] auto[0] 150 1 T18 2 T35 2 T42 4
auto[1879048192:2013265919] auto[1] 56 1 T51 2 T80 2 T407 2
auto[2013265920:2147483647] auto[0] 164 1 T42 6 T150 2 T31 2
auto[2013265920:2147483647] auto[1] 56 1 T118 2 T49 2 T131 2
auto[2147483648:2281701375] auto[0] 128 1 T3 2 T101 2 T207 2
auto[2147483648:2281701375] auto[1] 70 1 T2 2 T16 2 T5 2
auto[2281701376:2415919103] auto[0] 134 1 T3 2 T18 2 T31 2
auto[2281701376:2415919103] auto[1] 64 1 T49 2 T212 2 T250 2
auto[2415919104:2550136831] auto[0] 126 1 T25 2 T42 2 T23 2
auto[2415919104:2550136831] auto[1] 80 1 T32 2 T23 2 T248 2
auto[2550136832:2684354559] auto[0] 124 1 T3 2 T76 2 T41 2
auto[2550136832:2684354559] auto[1] 68 1 T49 2 T213 2 T284 2
auto[2684354560:2818572287] auto[0] 134 1 T42 2 T27 2 T60 2
auto[2684354560:2818572287] auto[1] 72 1 T207 2 T42 2 T81 2
auto[2818572288:2952790015] auto[0] 146 1 T16 2 T101 2 T76 2
auto[2818572288:2952790015] auto[1] 54 1 T18 2 T48 2 T42 2
auto[2952790016:3087007743] auto[0] 106 1 T18 2 T35 2 T207 2
auto[2952790016:3087007743] auto[1] 54 1 T41 2 T5 2 T36 2
auto[3087007744:3221225471] auto[0] 126 1 T25 2 T42 2 T5 4
auto[3087007744:3221225471] auto[1] 70 1 T207 2 T100 2 T5 4
auto[3221225472:3355443199] auto[0] 142 1 T150 2 T206 2 T27 2
auto[3221225472:3355443199] auto[1] 50 1 T84 2 T216 2 T70 2
auto[3355443200:3489660927] auto[0] 150 1 T76 2 T23 2 T5 4
auto[3355443200:3489660927] auto[1] 68 1 T42 2 T401 2 T268 2
auto[3489660928:3623878655] auto[0] 164 1 T3 2 T42 2 T31 2
auto[3489660928:3623878655] auto[1] 80 1 T5 2 T339 2 T59 2
auto[3623878656:3758096383] auto[0] 102 1 T44 4 T49 2 T100 2
auto[3623878656:3758096383] auto[1] 64 1 T18 4 T5 2 T215 2
auto[3758096384:3892314111] auto[0] 138 1 T76 2 T44 2 T4 2
auto[3758096384:3892314111] auto[1] 52 1 T401 2 T256 2 T59 2
auto[3892314112:4026531839] auto[0] 158 1 T18 2 T30 2 T42 2
auto[3892314112:4026531839] auto[1] 76 1 T30 2 T23 2 T49 2
auto[4026531840:4160749567] auto[0] 120 1 T35 2 T42 2 T5 2
auto[4026531840:4160749567] auto[1] 58 1 T213 2 T284 2 T73 2
auto[4160749568:4294967295] auto[0] 148 1 T18 2 T35 2 T78 2
auto[4160749568:4294967295] auto[1] 60 1 T76 2 T39 2 T89 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%