Group : keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_keymgr_env_0.1/keymgr_env_cov.sv



Summary for Group keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 37 0 37 100.00


Variables for Group keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
reseed_interval_cp 37 0 37 100.00 100 1 1 0


Summary for Variable reseed_interval_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 37 0 37 100.00


User Defined Bins for reseed_interval_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
large_values[0] 1886 1 T1 1 T2 2 T3 1
large_values[1] 13 1 T46 1 T113 1 T70 1
large_values[2] 12 1 T17 1 T98 1 T60 1
large_values[3] 20 1 T114 1 T95 1 T139 1
large_values[4] 12 1 T249 1 T387 1 T330 1
large_values[5] 22 1 T388 1 T262 1 T72 2
large_values[6] 18 1 T65 1 T240 1 T266 1
large_values[7] 9 1 T113 1 T38 1 T276 1
large_values[8] 21 1 T120 1 T79 1 T213 1
large_values[9] 16 1 T51 1 T103 1 T335 1
large_values[10] 11 1 T114 1 T76 2 T135 1
large_values[11] 11 1 T50 1 T42 1 T59 1
large_values[12] 12 1 T59 1 T389 1 T390 1
large_values[13] 16 1 T17 2 T47 1 T33 1
large_values[14] 23 1 T46 1 T73 1 T47 1
large_values[15] 17 1 T71 1 T391 1 T344 1
large_values[16] 10 1 T131 1 T392 1 T393 1
large_values[17] 13 1 T46 1 T300 1 T97 1
large_values[18] 10 1 T46 1 T204 1 T59 1
large_values[19] 15 1 T317 1 T261 1 T243 1
large_values[20] 16 1 T15 1 T133 1 T84 1
large_values[21] 18 1 T17 1 T51 1 T152 1
large_values[22] 12 1 T288 1 T394 1 T395 1
large_values[23] 15 1 T52 1 T197 2 T239 1
large_values[24] 19 1 T45 1 T117 1 T396 1
large_values[25] 19 1 T397 1 T213 1 T398 1
large_values[26] 14 1 T399 1 T63 1 T251 1
large_values[27] 11 1 T48 1 T246 1 T400 1
large_values[28] 12 1 T3 1 T94 1 T71 1
large_values[29] 15 1 T199 1 T349 1 T401 1
large_values[30] 10 1 T402 1 T222 1 T403 1
large_values[31] 14 1 T59 1 T327 1 T318 1
small_values[0] 111 1 T17 1 T24 1 T113 1
small_values[1] 97 1 T41 1 T207 1 T57 1
small_values[2] 83 1 T1 1 T17 1 T35 1
small_values[3] 87 1 T46 1 T57 1 T118 1
small_values[4] 92 1 T36 1 T208 1 T46 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%