dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4744 1 T1 4 T2 14 T12 10
auto[1] 2164 1 T1 2 T2 8 T13 2



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 220 1 T12 2 T116 2 T68 2
auto[134217728:268435455] 240 1 T13 2 T116 2 T50 2
auto[268435456:402653183] 214 1 T60 2 T204 2 T44 2
auto[402653184:536870911] 210 1 T51 2 T57 2 T82 2
auto[536870912:671088639] 224 1 T2 2 T135 2 T57 2
auto[671088640:805306367] 214 1 T2 4 T197 2 T26 2
auto[805306368:939524095] 254 1 T2 2 T13 2 T48 4
auto[939524096:1073741823] 218 1 T50 4 T60 6 T57 4
auto[1073741824:1207959551] 190 1 T13 2 T67 2 T26 2
auto[1207959552:1342177279] 214 1 T19 4 T35 2 T105 2
auto[1342177280:1476395007] 210 1 T12 2 T26 2 T120 2
auto[1476395008:1610612735] 222 1 T12 2 T33 2 T67 2
auto[1610612736:1744830463] 204 1 T14 2 T51 2 T195 2
auto[1744830464:1879048191] 230 1 T33 2 T116 2 T195 2
auto[1879048192:2013265919] 170 1 T13 2 T35 2 T120 2
auto[2013265920:2147483647] 216 1 T57 2 T44 2 T45 4
auto[2147483648:2281701375] 238 1 T1 2 T12 2 T33 2
auto[2281701376:2415919103] 232 1 T33 2 T48 2 T51 2
auto[2415919104:2550136831] 204 1 T2 2 T13 2 T60 2
auto[2550136832:2684354559] 238 1 T33 2 T68 2 T35 2
auto[2684354560:2818572287] 202 1 T33 2 T197 2 T52 2
auto[2818572288:2952790015] 222 1 T2 4 T35 4 T67 4
auto[2952790016:3087007743] 250 1 T1 2 T68 2 T120 2
auto[3087007744:3221225471] 214 1 T1 2 T14 2 T68 2
auto[3221225472:3355443199] 190 1 T26 2 T51 2 T83 2
auto[3355443200:3489660927] 190 1 T18 2 T35 2 T44 4
auto[3489660928:3623878655] 200 1 T2 2 T14 2 T33 2
auto[3623878656:3758096383] 244 1 T2 2 T51 2 T44 4
auto[3758096384:3892314111] 220 1 T2 4 T12 2 T18 2
auto[3892314112:4026531839] 212 1 T67 2 T57 2 T63 2
auto[4026531840:4160749567] 184 1 T51 4 T60 4 T134 2
auto[4160749568:4294967295] 218 1 T13 2 T57 2 T44 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 150 1 T12 2 T68 2 T57 2
auto[0:134217727] auto[1] 70 1 T116 2 T60 2 T83 2
auto[134217728:268435455] auto[0] 156 1 T116 2 T56 2 T60 4
auto[134217728:268435455] auto[1] 84 1 T13 2 T50 2 T60 2
auto[268435456:402653183] auto[0] 140 1 T60 2 T204 2 T85 2
auto[268435456:402653183] auto[1] 74 1 T44 2 T374 2 T378 2
auto[402653184:536870911] auto[0] 156 1 T57 2 T82 2 T373 2
auto[402653184:536870911] auto[1] 54 1 T51 2 T128 2 T257 2
auto[536870912:671088639] auto[0] 158 1 T135 2 T57 2 T204 2
auto[536870912:671088639] auto[1] 66 1 T2 2 T140 2 T59 4
auto[671088640:805306367] auto[0] 130 1 T2 4 T197 2 T26 2
auto[671088640:805306367] auto[1] 84 1 T56 2 T105 2 T45 4
auto[805306368:939524095] auto[0] 162 1 T2 2 T13 2 T51 2
auto[805306368:939524095] auto[1] 92 1 T48 4 T105 2 T135 2
auto[939524096:1073741823] auto[0] 156 1 T60 6 T57 2 T44 2
auto[939524096:1073741823] auto[1] 62 1 T50 4 T57 2 T44 2
auto[1073741824:1207959551] auto[0] 138 1 T13 2 T26 2 T51 2
auto[1073741824:1207959551] auto[1] 52 1 T67 2 T44 2 T106 2
auto[1207959552:1342177279] auto[0] 152 1 T19 2 T35 2 T105 2
auto[1207959552:1342177279] auto[1] 62 1 T19 2 T45 2 T126 2
auto[1342177280:1476395007] auto[0] 146 1 T12 2 T120 2 T56 2
auto[1342177280:1476395007] auto[1] 64 1 T26 2 T44 2 T258 2
auto[1476395008:1610612735] auto[0] 166 1 T12 2 T33 2 T67 2
auto[1476395008:1610612735] auto[1] 56 1 T23 2 T29 2 T46 4
auto[1610612736:1744830463] auto[0] 140 1 T14 2 T195 2 T56 2
auto[1610612736:1744830463] auto[1] 64 1 T51 2 T127 2 T257 4
auto[1744830464:1879048191] auto[0] 158 1 T116 2 T56 2 T134 2
auto[1744830464:1879048191] auto[1] 72 1 T33 2 T195 2 T52 2
auto[1879048192:2013265919] auto[0] 118 1 T13 2 T35 2 T120 2
auto[1879048192:2013265919] auto[1] 52 1 T130 2 T105 2 T373 2
auto[2013265920:2147483647] auto[0] 144 1 T44 2 T45 2 T46 2
auto[2013265920:2147483647] auto[1] 72 1 T57 2 T45 2 T4 2
auto[2147483648:2281701375] auto[0] 162 1 T1 2 T12 2 T33 2
auto[2147483648:2281701375] auto[1] 76 1 T50 2 T44 4 T63 2
auto[2281701376:2415919103] auto[0] 172 1 T33 2 T51 2 T136 2
auto[2281701376:2415919103] auto[1] 60 1 T48 2 T44 2 T45 2
auto[2415919104:2550136831] auto[0] 136 1 T2 2 T13 2 T137 2
auto[2415919104:2550136831] auto[1] 68 1 T60 2 T105 2 T44 2
auto[2550136832:2684354559] auto[0] 156 1 T33 2 T68 2 T35 2
auto[2550136832:2684354559] auto[1] 82 1 T204 2 T63 2 T64 2
auto[2684354560:2818572287] auto[0] 134 1 T33 2 T197 2 T52 2
auto[2684354560:2818572287] auto[1] 68 1 T70 2 T265 2 T89 2
auto[2818572288:2952790015] auto[0] 156 1 T2 2 T35 4 T67 2
auto[2818572288:2952790015] auto[1] 66 1 T2 2 T67 2 T60 2
auto[2952790016:3087007743] auto[0] 150 1 T68 2 T120 2 T44 6
auto[2952790016:3087007743] auto[1] 100 1 T1 2 T134 2 T23 4
auto[3087007744:3221225471] auto[0] 154 1 T1 2 T14 2 T68 2
auto[3087007744:3221225471] auto[1] 60 1 T120 2 T44 2 T45 2
auto[3221225472:3355443199] auto[0] 118 1 T26 2 T51 2 T83 2
auto[3221225472:3355443199] auto[1] 72 1 T137 2 T45 2 T28 2
auto[3355443200:3489660927] auto[0] 138 1 T18 2 T35 2 T44 4
auto[3355443200:3489660927] auto[1] 52 1 T30 2 T89 2 T4 2
auto[3489660928:3623878655] auto[0] 146 1 T2 2 T33 2 T51 2
auto[3489660928:3623878655] auto[1] 54 1 T14 2 T197 2 T63 2
auto[3623878656:3758096383] auto[0] 166 1 T2 2 T51 2 T44 4
auto[3623878656:3758096383] auto[1] 78 1 T45 2 T138 2 T128 2
auto[3758096384:3892314111] auto[0] 146 1 T12 2 T18 2 T68 2
auto[3758096384:3892314111] auto[1] 74 1 T2 4 T200 2 T374 2
auto[3892314112:4026531839] auto[0] 148 1 T67 2 T57 2 T45 4
auto[3892314112:4026531839] auto[1] 64 1 T63 2 T4 2 T257 4
auto[4026531840:4160749567] auto[0] 136 1 T51 4 T60 4 T134 2
auto[4026531840:4160749567] auto[1] 48 1 T204 2 T63 2 T45 2
auto[4160749568:4294967295] auto[0] 156 1 T13 2 T57 2 T44 2
auto[4160749568:4294967295] auto[1] 62 1 T82 2 T45 2 T46 4

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%