dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1677 1 T2 5 T4 2 T16 2
auto[1] 1801 1 T2 2 T4 2 T13 3


Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 108 1 T2 1 T95 1 T230 1
auto[134217728:268435455] 118 1 T225 1 T140 1 T59 1
auto[268435456:402653183] 109 1 T41 1 T95 1 T49 2
auto[402653184:536870911] 114 1 T2 1 T130 1 T35 1
auto[536870912:671088639] 100 1 T4 1 T16 1 T129 1
auto[671088640:805306367] 131 1 T17 1 T229 1 T220 1
auto[805306368:939524095] 106 1 T44 1 T27 1 T139 1
auto[939524096:1073741823] 95 1 T129 1 T44 1 T236 1
auto[1073741824:1207959551] 96 1 T42 1 T130 1 T35 1
auto[1207959552:1342177279] 108 1 T13 1 T225 1 T129 1
auto[1342177280:1476395007] 101 1 T223 1 T64 1 T5 1
auto[1476395008:1610612735] 138 1 T2 1 T4 2 T41 1
auto[1610612736:1744830463] 106 1 T42 1 T48 1 T26 1
auto[1744830464:1879048191] 118 1 T2 1 T27 1 T75 1
auto[1879048192:2013265919] 121 1 T35 1 T50 1 T5 1
auto[2013265920:2147483647] 100 1 T95 1 T27 1 T5 3
auto[2147483648:2281701375] 109 1 T16 1 T35 1 T227 1
auto[2281701376:2415919103] 113 1 T16 1 T41 1 T44 1
auto[2415919104:2550136831] 116 1 T4 1 T129 2 T227 2
auto[2550136832:2684354559] 107 1 T95 1 T230 1 T35 1
auto[2684354560:2818572287] 115 1 T13 1 T44 1 T6 2
auto[2818572288:2952790015] 111 1 T225 1 T140 1 T5 1
auto[2952790016:3087007743] 109 1 T16 1 T48 1 T26 1
auto[3087007744:3221225471] 102 1 T223 1 T44 1 T130 1
auto[3221225472:3355443199] 94 1 T139 1 T51 2 T6 1
auto[3355443200:3489660927] 104 1 T26 1 T21 1 T6 1
auto[3489660928:3623878655] 101 1 T2 1 T162 1 T5 2
auto[3623878656:3758096383] 89 1 T2 1 T44 1 T130 1
auto[3758096384:3892314111] 104 1 T17 2 T42 1 T95 1
auto[3892314112:4026531839] 115 1 T17 1 T44 1 T35 2
auto[4026531840:4160749567] 110 1 T13 1 T35 1 T236 1
auto[4160749568:4294967295] 110 1 T2 1 T130 1 T49 1


Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 53 1 T2 1 T230 1 T139 1
auto[0:134217727] auto[1] 55 1 T95 1 T59 1 T28 1
auto[134217728:268435455] auto[0] 53 1 T140 1 T80 1 T6 1
auto[134217728:268435455] auto[1] 65 1 T225 1 T59 1 T73 1
auto[268435456:402653183] auto[0] 51 1 T227 1 T52 1 T275 1
auto[268435456:402653183] auto[1] 58 1 T41 1 T95 1 T49 2
auto[402653184:536870911] auto[0] 59 1 T2 1 T6 2 T269 1
auto[402653184:536870911] auto[1] 55 1 T130 1 T35 1 T5 1
auto[536870912:671088639] auto[0] 49 1 T274 1 T59 1 T122 1
auto[536870912:671088639] auto[1] 51 1 T4 1 T16 1 T129 1
auto[671088640:805306367] auto[0] 64 1 T65 1 T5 1 T274 1
auto[671088640:805306367] auto[1] 67 1 T17 1 T229 1 T220 1
auto[805306368:939524095] auto[0] 54 1 T44 1 T139 1 T274 1
auto[805306368:939524095] auto[1] 52 1 T27 1 T5 3 T59 1
auto[939524096:1073741823] auto[0] 38 1 T129 1 T236 1 T233 1
auto[939524096:1073741823] auto[1] 57 1 T44 1 T71 1 T6 1
auto[1073741824:1207959551] auto[0] 39 1 T236 1 T220 1 T100 1
auto[1073741824:1207959551] auto[1] 57 1 T42 1 T130 1 T35 1
auto[1207959552:1342177279] auto[0] 56 1 T129 1 T26 1 T64 2
auto[1207959552:1342177279] auto[1] 52 1 T13 1 T225 1 T73 1
auto[1342177280:1476395007] auto[0] 42 1 T6 3 T273 1 T285 1
auto[1342177280:1476395007] auto[1] 59 1 T223 1 T64 1 T5 1
auto[1476395008:1610612735] auto[0] 76 1 T2 1 T4 1 T41 1
auto[1476395008:1610612735] auto[1] 62 1 T4 1 T95 1 T130 1
auto[1610612736:1744830463] auto[0] 52 1 T42 1 T65 2 T139 1
auto[1610612736:1744830463] auto[1] 54 1 T48 1 T26 1 T5 1
auto[1744830464:1879048191] auto[0] 63 1 T59 1 T21 1 T73 1
auto[1744830464:1879048191] auto[1] 55 1 T2 1 T27 1 T75 1
auto[1879048192:2013265919] auto[0] 64 1 T35 1 T73 1 T6 1
auto[1879048192:2013265919] auto[1] 57 1 T50 1 T5 1 T52 1
auto[2013265920:2147483647] auto[0] 48 1 T95 1 T411 1 T233 1
auto[2013265920:2147483647] auto[1] 52 1 T27 1 T5 3 T90 1
auto[2147483648:2281701375] auto[0] 64 1 T16 1 T227 1 T220 1
auto[2147483648:2281701375] auto[1] 45 1 T35 1 T59 1 T6 1
auto[2281701376:2415919103] auto[0] 51 1 T16 1 T6 1 T184 1
auto[2281701376:2415919103] auto[1] 62 1 T41 1 T44 1 T220 1
auto[2415919104:2550136831] auto[0] 49 1 T4 1 T129 1 T227 1
auto[2415919104:2550136831] auto[1] 67 1 T129 1 T227 1 T88 1
auto[2550136832:2684354559] auto[0] 51 1 T236 1 T274 1 T28 1
auto[2550136832:2684354559] auto[1] 56 1 T95 1 T230 1 T35 1
auto[2684354560:2818572287] auto[0] 59 1 T6 1 T326 1 T100 1
auto[2684354560:2818572287] auto[1] 56 1 T13 1 T44 1 T6 1
auto[2818572288:2952790015] auto[0] 48 1 T140 1 T5 1 T51 1
auto[2818572288:2952790015] auto[1] 63 1 T225 1 T411 1 T420 1
auto[2952790016:3087007743] auto[0] 45 1 T26 1 T162 2 T5 2
auto[2952790016:3087007743] auto[1] 64 1 T16 1 T48 1 T5 1
auto[3087007744:3221225471] auto[0] 48 1 T223 1 T44 1 T130 1
auto[3087007744:3221225471] auto[1] 54 1 T26 1 T21 1 T73 1
auto[3221225472:3355443199] auto[0] 44 1 T51 1 T357 1 T69 2
auto[3221225472:3355443199] auto[1] 50 1 T139 1 T51 1 T6 1
auto[3355443200:3489660927] auto[0] 49 1 T26 1 T21 1 T233 2
auto[3355443200:3489660927] auto[1] 55 1 T6 1 T269 1 T208 1
auto[3489660928:3623878655] auto[0] 51 1 T5 1 T80 1 T88 1
auto[3489660928:3623878655] auto[1] 50 1 T2 1 T162 1 T5 1
auto[3623878656:3758096383] auto[0] 43 1 T2 1 T130 1 T73 1
auto[3623878656:3758096383] auto[1] 46 1 T44 1 T51 1 T269 1
auto[3758096384:3892314111] auto[0] 51 1 T17 1 T42 1 T26 1
auto[3758096384:3892314111] auto[1] 53 1 T17 1 T95 1 T49 1
auto[3892314112:4026531839] auto[0] 60 1 T35 1 T162 1 T75 1
auto[3892314112:4026531839] auto[1] 55 1 T17 1 T44 1 T35 1
auto[4026531840:4160749567] auto[0] 44 1 T236 1 T5 1 T360 1
auto[4026531840:4160749567] auto[1] 66 1 T13 1 T35 1 T5 1
auto[4160749568:4294967295] auto[0] 59 1 T2 1 T5 1 T6 1
auto[4160749568:4294967295] auto[1] 51 1 T130 1 T49 1 T139 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%