dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 3958 1 T1 8 T2 6 T13 6
auto[1] 2038 1 T2 2 T14 8 T6 2



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 162 1 T47 4 T25 4 T49 4
auto[134217728:268435455] 186 1 T14 2 T46 2 T44 2
auto[268435456:402653183] 178 1 T13 2 T36 4 T44 2
auto[402653184:536870911] 214 1 T1 2 T6 2 T81 2
auto[536870912:671088639] 180 1 T81 2 T25 2 T49 4
auto[671088640:805306367] 220 1 T2 2 T35 2 T57 2
auto[805306368:939524095] 180 1 T14 2 T47 2 T25 2
auto[939524096:1073741823] 164 1 T80 2 T49 2 T66 2
auto[1073741824:1207959551] 176 1 T80 2 T25 4 T49 4
auto[1207959552:1342177279] 204 1 T14 2 T81 2 T25 4
auto[1342177280:1476395007] 178 1 T47 2 T25 6 T126 2
auto[1476395008:1610612735] 196 1 T2 2 T25 2 T21 2
auto[1610612736:1744830463] 194 1 T2 2 T35 2 T25 2
auto[1744830464:1879048191] 232 1 T1 2 T44 2 T47 2
auto[1879048192:2013265919] 184 1 T1 2 T81 2 T49 2
auto[2013265920:2147483647] 186 1 T79 2 T49 4 T179 4
auto[2147483648:2281701375] 184 1 T14 2 T25 4 T49 2
auto[2281701376:2415919103] 194 1 T75 4 T79 2 T49 2
auto[2415919104:2550136831] 216 1 T1 2 T13 2 T25 2
auto[2550136832:2684354559] 176 1 T80 2 T25 2 T49 4
auto[2684354560:2818572287] 186 1 T14 2 T25 2 T78 2
auto[2818572288:2952790015] 214 1 T25 6 T179 2 T61 2
auto[2952790016:3087007743] 198 1 T35 2 T47 2 T16 2
auto[3087007744:3221225471] 232 1 T13 2 T14 4 T81 2
auto[3221225472:3355443199] 134 1 T25 2 T49 2 T66 2
auto[3355443200:3489660927] 182 1 T25 4 T53 4 T324 2
auto[3489660928:3623878655] 158 1 T35 2 T46 2 T25 4
auto[3623878656:3758096383] 168 1 T14 2 T57 2 T25 2
auto[3758096384:3892314111] 184 1 T14 2 T6 2 T36 2
auto[3892314112:4026531839] 216 1 T2 2 T14 4 T25 4
auto[4026531840:4160749567] 174 1 T46 2 T25 2 T49 2
auto[4160749568:4294967295] 146 1 T49 2 T66 4 T68 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 100 1 T47 4 T25 4 T49 2
auto[0:134217727] auto[1] 62 1 T49 2 T181 2 T66 2
auto[134217728:268435455] auto[0] 122 1 T14 2 T46 2 T25 2
auto[134217728:268435455] auto[1] 64 1 T44 2 T53 2 T324 2
auto[268435456:402653183] auto[0] 118 1 T13 2 T44 2 T25 4
auto[268435456:402653183] auto[1] 60 1 T36 4 T70 2 T225 2
auto[402653184:536870911] auto[0] 136 1 T1 2 T81 2 T25 2
auto[402653184:536870911] auto[1] 78 1 T6 2 T25 6 T17 2
auto[536870912:671088639] auto[0] 124 1 T81 2 T25 2 T49 4
auto[536870912:671088639] auto[1] 56 1 T179 2 T120 2 T245 2
auto[671088640:805306367] auto[0] 146 1 T2 2 T35 2 T25 6
auto[671088640:805306367] auto[1] 74 1 T57 2 T25 2 T49 4
auto[805306368:939524095] auto[0] 108 1 T14 2 T47 2 T25 2
auto[805306368:939524095] auto[1] 72 1 T66 2 T119 2 T121 2
auto[939524096:1073741823] auto[0] 104 1 T49 2 T66 2 T67 2
auto[939524096:1073741823] auto[1] 60 1 T80 2 T240 2 T7 2
auto[1073741824:1207959551] auto[0] 94 1 T25 4 T49 4 T62 4
auto[1073741824:1207959551] auto[1] 82 1 T80 2 T180 2 T53 2
auto[1207959552:1342177279] auto[0] 140 1 T14 2 T81 2 T25 4
auto[1207959552:1342177279] auto[1] 64 1 T17 2 T52 2 T221 2
auto[1342177280:1476395007] auto[0] 104 1 T25 6 T126 2 T53 2
auto[1342177280:1476395007] auto[1] 74 1 T47 2 T26 2 T66 2
auto[1476395008:1610612735] auto[0] 134 1 T2 2 T25 2 T49 2
auto[1476395008:1610612735] auto[1] 62 1 T21 2 T79 2 T61 2
auto[1610612736:1744830463] auto[0] 128 1 T35 2 T25 2 T179 2
auto[1610612736:1744830463] auto[1] 66 1 T2 2 T189 2 T183 2
auto[1744830464:1879048191] auto[0] 172 1 T1 2 T44 2 T47 2
auto[1744830464:1879048191] auto[1] 60 1 T56 2 T49 4 T126 2
auto[1879048192:2013265919] auto[0] 116 1 T1 2 T81 2 T49 2
auto[1879048192:2013265919] auto[1] 68 1 T61 2 T23 2 T70 2
auto[2013265920:2147483647] auto[0] 132 1 T49 4 T179 2 T27 2
auto[2013265920:2147483647] auto[1] 54 1 T79 2 T179 2 T61 2
auto[2147483648:2281701375] auto[0] 128 1 T14 2 T25 2 T53 4
auto[2147483648:2281701375] auto[1] 56 1 T25 2 T49 2 T7 2
auto[2281701376:2415919103] auto[0] 122 1 T75 4 T184 2 T60 4
auto[2281701376:2415919103] auto[1] 72 1 T79 2 T49 2 T37 2
auto[2415919104:2550136831] auto[0] 156 1 T1 2 T13 2 T21 2
auto[2415919104:2550136831] auto[1] 60 1 T25 2 T75 2 T49 2
auto[2550136832:2684354559] auto[0] 128 1 T25 2 T49 2 T126 2
auto[2550136832:2684354559] auto[1] 48 1 T80 2 T49 2 T66 2
auto[2684354560:2818572287] auto[0] 112 1 T16 2 T49 2 T179 2
auto[2684354560:2818572287] auto[1] 74 1 T14 2 T25 2 T78 2
auto[2818572288:2952790015] auto[0] 150 1 T25 4 T121 2 T7 2
auto[2818572288:2952790015] auto[1] 64 1 T25 2 T179 2 T61 2
auto[2952790016:3087007743] auto[0] 128 1 T35 2 T47 2 T16 2
auto[2952790016:3087007743] auto[1] 70 1 T67 2 T61 2 T247 2
auto[3087007744:3221225471] auto[0] 152 1 T13 2 T14 4 T81 2
auto[3087007744:3221225471] auto[1] 80 1 T49 2 T53 2 T66 2
auto[3221225472:3355443199] auto[0] 92 1 T25 2 T49 2 T66 2
auto[3221225472:3355443199] auto[1] 42 1 T52 2 T67 2 T39 2
auto[3355443200:3489660927] auto[0] 118 1 T25 4 T66 2 T118 2
auto[3355443200:3489660927] auto[1] 64 1 T53 4 T324 2 T66 2
auto[3489660928:3623878655] auto[0] 110 1 T35 2 T46 2 T25 4
auto[3489660928:3623878655] auto[1] 48 1 T37 2 T66 2 T67 2
auto[3623878656:3758096383] auto[0] 116 1 T25 2 T49 2 T53 4
auto[3623878656:3758096383] auto[1] 52 1 T14 2 T57 2 T53 2
auto[3758096384:3892314111] auto[0] 116 1 T6 2 T44 2 T25 2
auto[3758096384:3892314111] auto[1] 68 1 T14 2 T36 2 T80 2
auto[3892314112:4026531839] auto[0] 134 1 T2 2 T14 2 T25 2
auto[3892314112:4026531839] auto[1] 82 1 T14 2 T25 2 T75 2
auto[4026531840:4160749567] auto[0] 114 1 T25 2 T49 2 T53 2
auto[4026531840:4160749567] auto[1] 60 1 T46 2 T17 2 T401 2
auto[4160749568:4294967295] auto[0] 104 1 T66 4 T7 2 T41 2
auto[4160749568:4294967295] auto[1] 42 1 T49 2 T68 2 T120 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%