dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4246 1 T13 18 T15 6 T16 2
auto[1] 1864 1 T13 4 T15 4 T16 4



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 206 1 T49 2 T203 2 T43 2
auto[134217728:268435455] 176 1 T18 2 T51 2 T42 4
auto[268435456:402653183] 184 1 T16 2 T18 2 T33 2
auto[402653184:536870911] 192 1 T45 2 T5 4 T196 2
auto[536870912:671088639] 204 1 T13 4 T34 4 T41 2
auto[671088640:805306367] 198 1 T13 2 T27 2 T33 2
auto[805306368:939524095] 182 1 T13 2 T33 2 T51 2
auto[939524096:1073741823] 180 1 T45 2 T42 2 T52 2
auto[1073741824:1207959551] 200 1 T18 4 T207 2 T202 2
auto[1207959552:1342177279] 164 1 T45 2 T5 2 T106 2
auto[1342177280:1476395007] 212 1 T13 2 T15 2 T18 2
auto[1476395008:1610612735] 178 1 T13 2 T51 2 T204 2
auto[1610612736:1744830463] 174 1 T15 2 T51 2 T42 4
auto[1744830464:1879048191] 212 1 T15 2 T34 2 T204 2
auto[1879048192:2013265919] 160 1 T13 2 T204 2 T42 2
auto[2013265920:2147483647] 150 1 T18 2 T33 2 T86 2
auto[2147483648:2281701375] 208 1 T13 2 T51 2 T5 6
auto[2281701376:2415919103] 220 1 T13 2 T27 2 T86 4
auto[2415919104:2550136831] 166 1 T13 2 T204 2 T52 2
auto[2550136832:2684354559] 152 1 T33 2 T42 2 T50 2
auto[2684354560:2818572287] 196 1 T33 2 T45 2 T207 2
auto[2818572288:2952790015] 192 1 T15 2 T16 2 T204 2
auto[2952790016:3087007743] 222 1 T16 2 T90 2 T208 2
auto[3087007744:3221225471] 200 1 T34 2 T41 2 T42 2
auto[3221225472:3355443199] 194 1 T86 2 T44 2 T52 2
auto[3355443200:3489660927] 222 1 T27 4 T19 2 T42 4
auto[3489660928:3623878655] 212 1 T33 2 T204 2 T207 2
auto[3623878656:3758096383] 184 1 T34 2 T45 2 T90 4
auto[3758096384:3892314111] 184 1 T27 2 T44 2 T45 4
auto[3892314112:4026531839] 190 1 T41 2 T90 2 T5 2
auto[4026531840:4160749567] 188 1 T33 2 T19 2 T42 4
auto[4160749568:4294967295] 208 1 T13 2 T15 2 T34 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 144 1 T49 2 T203 2 T5 4
auto[0:134217727] auto[1] 62 1 T43 2 T29 2 T5 2
auto[134217728:268435455] auto[0] 126 1 T18 2 T51 2 T42 2
auto[134217728:268435455] auto[1] 50 1 T42 2 T57 2 T66 2
auto[268435456:402653183] auto[0] 124 1 T18 2 T33 2 T42 2
auto[268435456:402653183] auto[1] 60 1 T16 2 T42 2 T58 2
auto[402653184:536870911] auto[0] 130 1 T45 2 T5 2 T196 2
auto[402653184:536870911] auto[1] 62 1 T5 2 T70 2 T415 2
auto[536870912:671088639] auto[0] 140 1 T13 2 T34 2 T41 2
auto[536870912:671088639] auto[1] 64 1 T13 2 T34 2 T43 2
auto[671088640:805306367] auto[0] 142 1 T13 2 T27 2 T33 2
auto[671088640:805306367] auto[1] 56 1 T42 2 T5 2 T426 2
auto[805306368:939524095] auto[0] 124 1 T13 2 T51 2 T63 2
auto[805306368:939524095] auto[1] 58 1 T33 2 T117 2 T42 2
auto[939524096:1073741823] auto[0] 144 1 T45 2 T42 2 T52 2
auto[939524096:1073741823] auto[1] 36 1 T110 2 T244 2 T233 2
auto[1073741824:1207959551] auto[0] 132 1 T18 4 T202 2 T63 2
auto[1073741824:1207959551] auto[1] 68 1 T207 2 T5 4 T106 2
auto[1207959552:1342177279] auto[0] 116 1 T45 2 T53 2 T24 4
auto[1207959552:1342177279] auto[1] 48 1 T5 2 T106 2 T55 2
auto[1342177280:1476395007] auto[0] 126 1 T18 2 T45 2 T19 2
auto[1342177280:1476395007] auto[1] 86 1 T13 2 T15 2 T33 2
auto[1476395008:1610612735] auto[0] 108 1 T13 2 T51 2 T204 2
auto[1476395008:1610612735] auto[1] 70 1 T42 2 T5 2 T183 2
auto[1610612736:1744830463] auto[0] 134 1 T15 2 T51 2 T42 2
auto[1610612736:1744830463] auto[1] 40 1 T42 2 T379 2 T99 2
auto[1744830464:1879048191] auto[0] 138 1 T15 2 T34 2 T204 2
auto[1744830464:1879048191] auto[1] 74 1 T52 2 T5 2 T31 2
auto[1879048192:2013265919] auto[0] 116 1 T13 2 T204 2 T42 2
auto[1879048192:2013265919] auto[1] 44 1 T184 2 T87 2 T132 2
auto[2013265920:2147483647] auto[0] 120 1 T18 2 T86 2 T117 2
auto[2013265920:2147483647] auto[1] 30 1 T33 2 T34 2 T44 2
auto[2147483648:2281701375] auto[0] 154 1 T13 2 T51 2 T5 2
auto[2147483648:2281701375] auto[1] 54 1 T5 4 T53 2 T69 2
auto[2281701376:2415919103] auto[0] 156 1 T13 2 T27 2 T86 2
auto[2281701376:2415919103] auto[1] 64 1 T86 2 T141 2 T6 2
auto[2415919104:2550136831] auto[0] 116 1 T13 2 T204 2 T110 2
auto[2415919104:2550136831] auto[1] 50 1 T52 2 T5 2 T184 2
auto[2550136832:2684354559] auto[0] 122 1 T33 2 T42 2 T50 2
auto[2550136832:2684354559] auto[1] 30 1 T69 2 T340 2 T312 2
auto[2684354560:2818572287] auto[0] 134 1 T33 2 T45 2 T90 2
auto[2684354560:2818572287] auto[1] 62 1 T207 2 T52 2 T5 2
auto[2818572288:2952790015] auto[0] 144 1 T15 2 T16 2 T204 2
auto[2818572288:2952790015] auto[1] 48 1 T41 2 T61 2 T379 2
auto[2952790016:3087007743] auto[0] 148 1 T90 2 T50 2 T110 2
auto[2952790016:3087007743] auto[1] 74 1 T16 2 T208 2 T30 2
auto[3087007744:3221225471] auto[0] 120 1 T34 2 T42 2 T90 2
auto[3087007744:3221225471] auto[1] 80 1 T41 2 T49 2 T38 2
auto[3221225472:3355443199] auto[0] 150 1 T86 2 T52 2 T49 2
auto[3221225472:3355443199] auto[1] 44 1 T44 2 T5 6 T212 2
auto[3355443200:3489660927] auto[0] 142 1 T27 2 T19 2 T42 2
auto[3355443200:3489660927] auto[1] 80 1 T27 2 T42 2 T43 2
auto[3489660928:3623878655] auto[0] 136 1 T204 2 T207 2 T29 2
auto[3489660928:3623878655] auto[1] 76 1 T33 2 T90 2 T79 2
auto[3623878656:3758096383] auto[0] 138 1 T45 2 T90 4 T63 2
auto[3623878656:3758096383] auto[1] 46 1 T34 2 T29 2 T187 2
auto[3758096384:3892314111] auto[0] 132 1 T27 2 T45 4 T41 2
auto[3758096384:3892314111] auto[1] 52 1 T44 2 T53 2 T31 2
auto[3892314112:4026531839] auto[0] 126 1 T41 2 T90 2 T5 2
auto[3892314112:4026531839] auto[1] 64 1 T429 2 T426 2 T61 4
auto[4026531840:4160749567] auto[0] 146 1 T33 2 T19 2 T42 2
auto[4026531840:4160749567] auto[1] 42 1 T42 2 T50 2 T38 2
auto[4160749568:4294967295] auto[0] 118 1 T13 2 T117 4 T52 2
auto[4160749568:4294967295] auto[1] 90 1 T15 2 T34 2 T117 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%