dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4606 1 T1 24 T2 26 T4 8
auto[1] 2164 1 T1 4 T2 10 T15 6



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 232 1 T2 2 T42 2 T29 2
auto[134217728:268435455] 250 1 T2 4 T185 2 T30 2
auto[268435456:402653183] 242 1 T1 2 T4 2 T15 2
auto[402653184:536870911] 180 1 T39 2 T140 2 T5 2
auto[536870912:671088639] 196 1 T2 2 T185 2 T29 2
auto[671088640:805306367] 230 1 T1 2 T2 4 T4 2
auto[805306368:939524095] 202 1 T42 2 T185 2 T187 2
auto[939524096:1073741823] 218 1 T1 2 T17 2 T140 2
auto[1073741824:1207959551] 204 1 T17 2 T185 2 T29 4
auto[1207959552:1342177279] 204 1 T140 2 T59 6 T125 2
auto[1342177280:1476395007] 226 1 T1 2 T2 2 T15 2
auto[1476395008:1610612735] 218 1 T1 2 T2 2 T140 2
auto[1610612736:1744830463] 242 1 T1 2 T2 4 T15 2
auto[1744830464:1879048191] 194 1 T42 4 T43 2 T44 2
auto[1879048192:2013265919] 198 1 T1 2 T2 2 T4 2
auto[2013265920:2147483647] 154 1 T2 2 T5 2 T189 2
auto[2147483648:2281701375] 208 1 T2 2 T15 2 T185 2
auto[2281701376:2415919103] 184 1 T1 2 T2 2 T15 2
auto[2415919104:2550136831] 196 1 T1 4 T15 2 T39 2
auto[2550136832:2684354559] 222 1 T2 2 T44 2 T59 4
auto[2684354560:2818572287] 172 1 T39 2 T44 2 T125 2
auto[2818572288:2952790015] 204 1 T1 2 T42 2 T234 2
auto[2952790016:3087007743] 238 1 T1 2 T17 2 T29 2
auto[3087007744:3221225471] 262 1 T1 2 T29 2 T140 2
auto[3221225472:3355443199] 178 1 T140 2 T55 2 T41 2
auto[3355443200:3489660927] 200 1 T187 2 T43 2 T184 2
auto[3489660928:3623878655] 238 1 T42 2 T29 4 T63 4
auto[3623878656:3758096383] 240 1 T2 2 T29 2 T59 2
auto[3758096384:3892314111] 166 1 T1 2 T2 2 T4 2
auto[3892314112:4026531839] 214 1 T17 2 T184 4 T197 2
auto[4026531840:4160749567] 222 1 T15 2 T17 2 T39 4
auto[4160749568:4294967295] 236 1 T2 2 T187 2 T5 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 170 1 T2 2 T29 2 T140 2
auto[0:134217727] auto[1] 62 1 T42 2 T58 2 T21 2
auto[134217728:268435455] auto[0] 178 1 T2 4 T185 2 T125 2
auto[134217728:268435455] auto[1] 72 1 T30 2 T59 4 T122 2
auto[268435456:402653183] auto[0] 170 1 T1 2 T4 2 T39 2
auto[268435456:402653183] auto[1] 72 1 T15 2 T33 2 T190 2
auto[402653184:536870911] auto[0] 112 1 T39 2 T140 2 T5 2
auto[402653184:536870911] auto[1] 68 1 T26 2 T83 2 T271 2
auto[536870912:671088639] auto[0] 140 1 T2 2 T185 2 T29 2
auto[536870912:671088639] auto[1] 56 1 T59 2 T55 2 T26 4
auto[671088640:805306367] auto[0] 154 1 T1 2 T2 2 T4 2
auto[671088640:805306367] auto[1] 76 1 T2 2 T19 2 T235 2
auto[805306368:939524095] auto[0] 134 1 T42 2 T185 2 T187 2
auto[805306368:939524095] auto[1] 68 1 T29 2 T122 2 T84 2
auto[939524096:1073741823] auto[0] 154 1 T1 2 T17 2 T140 2
auto[939524096:1073741823] auto[1] 64 1 T197 2 T83 2 T203 2
auto[1073741824:1207959551] auto[0] 136 1 T17 2 T185 2 T29 2
auto[1073741824:1207959551] auto[1] 68 1 T29 2 T54 2 T232 2
auto[1207959552:1342177279] auto[0] 150 1 T140 2 T59 4 T125 2
auto[1207959552:1342177279] auto[1] 54 1 T59 2 T190 2 T54 2
auto[1342177280:1476395007] auto[0] 156 1 T2 2 T15 2 T29 2
auto[1342177280:1476395007] auto[1] 70 1 T1 2 T29 2 T68 2
auto[1476395008:1610612735] auto[0] 144 1 T1 2 T140 2 T5 2
auto[1476395008:1610612735] auto[1] 74 1 T2 2 T63 2 T198 2
auto[1610612736:1744830463] auto[0] 158 1 T1 2 T2 4 T43 2
auto[1610612736:1744830463] auto[1] 84 1 T15 2 T59 2 T174 2
auto[1744830464:1879048191] auto[0] 124 1 T42 4 T44 2 T59 2
auto[1744830464:1879048191] auto[1] 70 1 T43 2 T63 2 T83 2
auto[1879048192:2013265919] auto[0] 124 1 T1 2 T2 2 T4 2
auto[1879048192:2013265919] auto[1] 74 1 T31 2 T122 2 T198 2
auto[2013265920:2147483647] auto[0] 90 1 T5 2 T189 2 T90 2
auto[2013265920:2147483647] auto[1] 64 1 T2 2 T71 2 T60 2
auto[2147483648:2281701375] auto[0] 136 1 T15 2 T185 2 T5 2
auto[2147483648:2281701375] auto[1] 72 1 T2 2 T234 2 T52 2
auto[2281701376:2415919103] auto[0] 136 1 T1 2 T2 2 T15 2
auto[2281701376:2415919103] auto[1] 48 1 T389 2 T204 2 T105 2
auto[2415919104:2550136831] auto[0] 140 1 T1 4 T185 2 T44 4
auto[2415919104:2550136831] auto[1] 56 1 T15 2 T39 2 T29 2
auto[2550136832:2684354559] auto[0] 136 1 T44 2 T59 4 T52 2
auto[2550136832:2684354559] auto[1] 86 1 T2 2 T33 2 T68 2
auto[2684354560:2818572287] auto[0] 120 1 T44 2 T125 2 T90 2
auto[2684354560:2818572287] auto[1] 52 1 T39 2 T267 2 T178 4
auto[2818572288:2952790015] auto[0] 140 1 T1 2 T63 2 T68 2
auto[2818572288:2952790015] auto[1] 64 1 T42 2 T234 2 T190 2
auto[2952790016:3087007743] auto[0] 176 1 T1 2 T17 2 T43 2
auto[2952790016:3087007743] auto[1] 62 1 T29 2 T31 2 T122 2
auto[3087007744:3221225471] auto[0] 192 1 T29 2 T140 2 T43 2
auto[3087007744:3221225471] auto[1] 70 1 T1 2 T126 2 T60 2
auto[3221225472:3355443199] auto[0] 120 1 T140 2 T55 2 T184 2
auto[3221225472:3355443199] auto[1] 58 1 T41 2 T62 2 T200 2
auto[3355443200:3489660927] auto[0] 138 1 T187 2 T43 2 T184 2
auto[3355443200:3489660927] auto[1] 62 1 T60 2 T63 2 T78 2
auto[3489660928:3623878655] auto[0] 158 1 T42 2 T29 2 T63 2
auto[3489660928:3623878655] auto[1] 80 1 T29 2 T63 2 T62 2
auto[3623878656:3758096383] auto[0] 166 1 T2 2 T59 2 T183 2
auto[3623878656:3758096383] auto[1] 74 1 T29 2 T126 2 T66 2
auto[3758096384:3892314111] auto[0] 102 1 T1 2 T2 2 T4 2
auto[3758096384:3892314111] auto[1] 64 1 T44 2 T30 2 T8 2
auto[3892314112:4026531839] auto[0] 142 1 T17 2 T184 4 T197 2
auto[3892314112:4026531839] auto[1] 72 1 T63 2 T62 2 T246 2
auto[4026531840:4160749567] auto[0] 144 1 T15 2 T39 4 T140 2
auto[4026531840:4160749567] auto[1] 78 1 T17 2 T59 2 T63 2
auto[4160749568:4294967295] auto[0] 166 1 T2 2 T5 2 T44 2
auto[4160749568:4294967295] auto[1] 70 1 T187 2 T43 2 T197 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%