dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4464 1 T2 2 T17 54 T18 6
auto[1] 2100 1 T17 22 T18 2 T41 8



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 198 1 T17 2 T28 4 T92 2
auto[134217728:268435455] 184 1 T41 2 T39 2 T139 2
auto[268435456:402653183] 206 1 T17 2 T18 2 T39 2
auto[402653184:536870911] 226 1 T17 2 T39 2 T27 2
auto[536870912:671088639] 168 1 T92 2 T57 2 T91 2
auto[671088640:805306367] 202 1 T17 2 T27 2 T92 2
auto[805306368:939524095] 202 1 T17 2 T26 2 T140 2
auto[939524096:1073741823] 202 1 T28 4 T140 2 T112 2
auto[1073741824:1207959551] 238 1 T17 2 T28 2 T92 2
auto[1207959552:1342177279] 224 1 T17 2 T92 2 T57 4
auto[1342177280:1476395007] 182 1 T17 2 T41 2 T42 4
auto[1476395008:1610612735] 216 1 T17 2 T28 4 T23 2
auto[1610612736:1744830463] 236 1 T2 2 T18 2 T41 2
auto[1744830464:1879048191] 202 1 T17 8 T27 2 T28 6
auto[1879048192:2013265919] 182 1 T17 2 T42 2 T39 2
auto[2013265920:2147483647] 244 1 T17 4 T42 2 T27 4
auto[2147483648:2281701375] 190 1 T17 4 T26 2 T28 4
auto[2281701376:2415919103] 240 1 T17 2 T28 4 T23 2
auto[2415919104:2550136831] 188 1 T42 4 T39 2 T28 2
auto[2550136832:2684354559] 216 1 T18 2 T28 2 T57 4
auto[2684354560:2818572287] 208 1 T17 2 T59 2 T28 2
auto[2818572288:2952790015] 136 1 T17 2 T26 2 T28 2
auto[2952790016:3087007743] 204 1 T17 2 T28 4 T92 2
auto[3087007744:3221225471] 194 1 T17 2 T26 2 T129 2
auto[3221225472:3355443199] 242 1 T17 8 T41 2 T59 2
auto[3355443200:3489660927] 190 1 T17 4 T140 2 T57 2
auto[3489660928:3623878655] 194 1 T17 2 T18 2 T39 2
auto[3623878656:3758096383] 224 1 T92 2 T140 2 T57 2
auto[3758096384:3892314111] 182 1 T17 4 T26 2 T28 2
auto[3892314112:4026531839] 232 1 T17 8 T28 4 T139 2
auto[4026531840:4160749567] 208 1 T17 2 T39 2 T26 2
auto[4160749568:4294967295] 204 1 T17 2 T57 4 T112 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 128 1 T28 4 T92 2 T54 2
auto[0:134217727] auto[1] 70 1 T17 2 T57 2 T220 2
auto[134217728:268435455] auto[0] 118 1 T139 2 T140 8 T24 2
auto[134217728:268435455] auto[1] 66 1 T41 2 T39 2 T133 2
auto[268435456:402653183] auto[0] 152 1 T17 2 T39 2 T26 2
auto[268435456:402653183] auto[1] 54 1 T18 2 T28 2 T140 2
auto[402653184:536870911] auto[0] 162 1 T17 2 T39 2 T140 2
auto[402653184:536870911] auto[1] 64 1 T27 2 T142 2 T298 2
auto[536870912:671088639] auto[0] 100 1 T92 2 T68 2 T205 2
auto[536870912:671088639] auto[1] 68 1 T57 2 T91 2 T225 2
auto[671088640:805306367] auto[0] 144 1 T27 2 T53 2 T54 2
auto[671088640:805306367] auto[1] 58 1 T17 2 T92 2 T275 2
auto[805306368:939524095] auto[0] 132 1 T17 2 T26 2 T140 2
auto[805306368:939524095] auto[1] 70 1 T85 2 T71 2 T353 2
auto[939524096:1073741823] auto[0] 128 1 T28 2 T140 2 T112 2
auto[939524096:1073741823] auto[1] 74 1 T28 2 T99 2 T65 2
auto[1073741824:1207959551] auto[0] 172 1 T17 2 T92 2 T33 2
auto[1073741824:1207959551] auto[1] 66 1 T28 2 T112 2 T322 2
auto[1207959552:1342177279] auto[0] 160 1 T17 2 T92 2 T57 2
auto[1207959552:1342177279] auto[1] 64 1 T57 2 T24 2 T25 2
auto[1342177280:1476395007] auto[0] 118 1 T42 2 T59 2 T28 10
auto[1342177280:1476395007] auto[1] 64 1 T17 2 T41 2 T42 2
auto[1476395008:1610612735] auto[0] 152 1 T17 2 T28 2 T140 4
auto[1476395008:1610612735] auto[1] 64 1 T28 2 T23 2 T123 4
auto[1610612736:1744830463] auto[0] 144 1 T2 2 T18 2 T85 2
auto[1610612736:1744830463] auto[1] 92 1 T41 2 T28 2 T139 2
auto[1744830464:1879048191] auto[0] 128 1 T17 4 T27 2 T28 4
auto[1744830464:1879048191] auto[1] 74 1 T17 4 T28 2 T24 2
auto[1879048192:2013265919] auto[0] 132 1 T17 2 T42 2 T28 4
auto[1879048192:2013265919] auto[1] 50 1 T39 2 T57 4 T133 2
auto[2013265920:2147483647] auto[0] 168 1 T17 4 T42 2 T27 2
auto[2013265920:2147483647] auto[1] 76 1 T27 2 T57 2 T78 2
auto[2147483648:2281701375] auto[0] 122 1 T17 4 T26 2 T140 2
auto[2147483648:2281701375] auto[1] 68 1 T28 4 T140 4 T57 2
auto[2281701376:2415919103] auto[0] 158 1 T17 2 T28 4 T57 2
auto[2281701376:2415919103] auto[1] 82 1 T23 2 T85 4 T21 2
auto[2415919104:2550136831] auto[0] 134 1 T42 4 T140 2 T85 4
auto[2415919104:2550136831] auto[1] 54 1 T39 2 T28 2 T123 2
auto[2550136832:2684354559] auto[0] 150 1 T18 2 T28 2 T57 2
auto[2550136832:2684354559] auto[1] 66 1 T57 2 T94 2 T304 2
auto[2684354560:2818572287] auto[0] 144 1 T17 2 T28 2 T53 2
auto[2684354560:2818572287] auto[1] 64 1 T59 2 T140 2 T7 2
auto[2818572288:2952790015] auto[0] 90 1 T17 2 T26 2 T28 2
auto[2818572288:2952790015] auto[1] 46 1 T369 2 T328 2 T7 2
auto[2952790016:3087007743] auto[0] 128 1 T28 4 T92 2 T53 2
auto[2952790016:3087007743] auto[1] 76 1 T17 2 T57 2 T85 2
auto[3087007744:3221225471] auto[0] 142 1 T17 2 T26 2 T129 2
auto[3087007744:3221225471] auto[1] 52 1 T33 2 T262 2 T215 2
auto[3221225472:3355443199] auto[0] 174 1 T17 6 T28 2 T254 2
auto[3221225472:3355443199] auto[1] 68 1 T17 2 T41 2 T59 2
auto[3355443200:3489660927] auto[0] 128 1 T17 2 T140 2 T29 2
auto[3355443200:3489660927] auto[1] 62 1 T17 2 T57 2 T328 2
auto[3489660928:3623878655] auto[0] 132 1 T18 2 T59 2 T85 2
auto[3489660928:3623878655] auto[1] 62 1 T17 2 T39 2 T254 2
auto[3623878656:3758096383] auto[0] 164 1 T92 2 T140 2 T57 2
auto[3623878656:3758096383] auto[1] 60 1 T94 2 T55 2 T58 2
auto[3758096384:3892314111] auto[0] 118 1 T17 2 T28 2 T57 2
auto[3758096384:3892314111] auto[1] 64 1 T17 2 T26 2 T220 2
auto[3892314112:4026531839] auto[0] 164 1 T17 8 T28 4 T139 2
auto[3892314112:4026531839] auto[1] 68 1 T57 2 T369 2 T65 2
auto[4026531840:4160749567] auto[0] 124 1 T17 2 T26 2 T225 2
auto[4026531840:4160749567] auto[1] 84 1 T39 2 T28 2 T57 4
auto[4160749568:4294967295] auto[0] 154 1 T57 4 T112 2 T393 2
auto[4160749568:4294967295] auto[1] 50 1 T17 2 T29 2 T7 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%