dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4354 1 T6 2 T18 8 T19 6
auto[1] 2118 1 T5 2 T17 6 T18 2



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 198 1 T50 4 T138 4 T225 4
auto[134217728:268435455] 204 1 T151 2 T44 2 T79 2
auto[268435456:402653183] 194 1 T43 2 T65 2 T60 2
auto[402653184:536870911] 192 1 T19 2 T43 2 T44 2
auto[536870912:671088639] 198 1 T228 2 T112 4 T369 2
auto[671088640:805306367] 192 1 T19 2 T27 2 T75 2
auto[805306368:939524095] 206 1 T92 2 T44 2 T60 2
auto[939524096:1073741823] 232 1 T17 2 T39 2 T43 2
auto[1073741824:1207959551] 190 1 T6 2 T17 2 T37 2
auto[1207959552:1342177279] 182 1 T26 2 T218 2 T75 2
auto[1342177280:1476395007] 206 1 T39 4 T50 2 T218 2
auto[1476395008:1610612735] 180 1 T19 2 T30 2 T225 2
auto[1610612736:1744830463] 180 1 T18 2 T62 6 T220 2
auto[1744830464:1879048191] 204 1 T65 2 T219 2 T112 2
auto[1879048192:2013265919] 230 1 T54 2 T92 2 T69 2
auto[2013265920:2147483647] 208 1 T27 2 T43 2 T93 2
auto[2147483648:2281701375] 180 1 T18 4 T26 2 T50 2
auto[2281701376:2415919103] 220 1 T19 2 T27 2 T218 2
auto[2415919104:2550136831] 172 1 T135 2 T226 2 T112 2
auto[2550136832:2684354559] 242 1 T55 2 T62 2 T60 2
auto[2684354560:2818572287] 222 1 T50 2 T218 2 T88 2
auto[2818572288:2952790015] 208 1 T17 2 T26 4 T225 2
auto[2952790016:3087007743] 190 1 T18 2 T88 2 T228 2
auto[3087007744:3221225471] 180 1 T37 2 T151 2 T221 2
auto[3221225472:3355443199] 182 1 T19 2 T50 2 T219 2
auto[3355443200:3489660927] 216 1 T52 2 T39 2 T49 2
auto[3489660928:3623878655] 244 1 T19 2 T112 2 T62 2
auto[3623878656:3758096383] 210 1 T53 2 T27 2 T124 2
auto[3758096384:3892314111] 200 1 T18 2 T135 2 T112 2
auto[3892314112:4026531839] 204 1 T138 2 T125 2 T152 2
auto[4026531840:4160749567] 194 1 T49 2 T138 2 T225 2
auto[4160749568:4294967295] 212 1 T5 2 T27 2 T138 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 140 1 T50 4 T138 4 T225 4
auto[0:134217727] auto[1] 58 1 T69 2 T60 2 T296 2
auto[134217728:268435455] auto[0] 134 1 T151 2 T44 2 T7 2
auto[134217728:268435455] auto[1] 70 1 T79 2 T60 2 T64 2
auto[268435456:402653183] auto[0] 128 1 T43 2 T65 2 T60 2
auto[268435456:402653183] auto[1] 66 1 T51 2 T99 2 T358 2
auto[402653184:536870911] auto[0] 126 1 T19 2 T44 2 T60 2
auto[402653184:536870911] auto[1] 66 1 T43 2 T60 2 T51 2
auto[536870912:671088639] auto[0] 136 1 T228 2 T112 4 T369 2
auto[536870912:671088639] auto[1] 62 1 T153 4 T82 2 T77 2
auto[671088640:805306367] auto[0] 112 1 T75 2 T393 2 T64 2
auto[671088640:805306367] auto[1] 80 1 T19 2 T27 2 T152 2
auto[805306368:939524095] auto[0] 140 1 T60 2 T139 2 T266 2
auto[805306368:939524095] auto[1] 66 1 T92 2 T44 2 T296 2
auto[939524096:1073741823] auto[0] 168 1 T43 2 T138 2 T75 2
auto[939524096:1073741823] auto[1] 64 1 T17 2 T39 2 T55 2
auto[1073741824:1207959551] auto[0] 128 1 T6 2 T37 2 T50 2
auto[1073741824:1207959551] auto[1] 62 1 T17 2 T92 2 T62 2
auto[1207959552:1342177279] auto[0] 114 1 T75 2 T62 2 T99 4
auto[1207959552:1342177279] auto[1] 68 1 T26 2 T218 2 T65 2
auto[1342177280:1476395007] auto[0] 142 1 T92 2 T93 4 T226 2
auto[1342177280:1476395007] auto[1] 64 1 T39 4 T50 2 T218 2
auto[1476395008:1610612735] auto[0] 116 1 T225 2 T226 2 T125 2
auto[1476395008:1610612735] auto[1] 64 1 T19 2 T30 2 T223 2
auto[1610612736:1744830463] auto[0] 124 1 T18 2 T62 2 T51 2
auto[1610612736:1744830463] auto[1] 56 1 T62 4 T220 2 T309 2
auto[1744830464:1879048191] auto[0] 138 1 T65 2 T219 2 T66 2
auto[1744830464:1879048191] auto[1] 66 1 T112 2 T66 2 T60 4
auto[1879048192:2013265919] auto[0] 152 1 T92 2 T60 8 T51 2
auto[1879048192:2013265919] auto[1] 78 1 T54 2 T69 2 T60 2
auto[2013265920:2147483647] auto[0] 128 1 T43 2 T93 2 T219 2
auto[2013265920:2147483647] auto[1] 80 1 T27 2 T228 2 T71 2
auto[2147483648:2281701375] auto[0] 114 1 T18 4 T26 2 T60 4
auto[2147483648:2281701375] auto[1] 66 1 T50 2 T151 2 T60 2
auto[2281701376:2415919103] auto[0] 148 1 T19 2 T27 2 T218 2
auto[2281701376:2415919103] auto[1] 72 1 T93 2 T151 2 T7 2
auto[2415919104:2550136831] auto[0] 122 1 T226 2 T112 2 T79 2
auto[2415919104:2550136831] auto[1] 50 1 T135 2 T221 2 T220 2
auto[2550136832:2684354559] auto[0] 164 1 T55 2 T62 2 T60 2
auto[2550136832:2684354559] auto[1] 78 1 T64 2 T313 2 T73 2
auto[2684354560:2818572287] auto[0] 156 1 T50 2 T88 2 T75 2
auto[2684354560:2818572287] auto[1] 66 1 T218 2 T112 2 T221 2
auto[2818572288:2952790015] auto[0] 150 1 T26 2 T225 2 T125 2
auto[2818572288:2952790015] auto[1] 58 1 T17 2 T26 2 T112 2
auto[2952790016:3087007743] auto[0] 136 1 T18 2 T88 2 T228 2
auto[2952790016:3087007743] auto[1] 54 1 T112 2 T267 2 T82 2
auto[3087007744:3221225471] auto[0] 106 1 T56 2 T237 2 T101 2
auto[3087007744:3221225471] auto[1] 74 1 T37 2 T151 2 T221 2
auto[3221225472:3355443199] auto[0] 124 1 T50 2 T44 2 T153 2
auto[3221225472:3355443199] auto[1] 58 1 T19 2 T219 2 T318 2
auto[3355443200:3489660927] auto[0] 146 1 T49 2 T27 2 T228 2
auto[3355443200:3489660927] auto[1] 70 1 T52 2 T39 2 T125 2
auto[3489660928:3623878655] auto[0] 166 1 T19 2 T62 2 T60 4
auto[3489660928:3623878655] auto[1] 78 1 T112 2 T61 2 T8 2
auto[3623878656:3758096383] auto[0] 152 1 T27 2 T124 2 T125 2
auto[3623878656:3758096383] auto[1] 58 1 T53 2 T64 2 T318 2
auto[3758096384:3892314111] auto[0] 118 1 T60 8 T393 2 T64 2
auto[3758096384:3892314111] auto[1] 82 1 T18 2 T135 2 T112 2
auto[3892314112:4026531839] auto[0] 154 1 T138 2 T125 2 T62 4
auto[3892314112:4026531839] auto[1] 50 1 T152 2 T62 4 T153 2
auto[4026531840:4160749567] auto[0] 134 1 T138 2 T225 2 T393 2
auto[4026531840:4160749567] auto[1] 60 1 T49 2 T55 2 T151 2
auto[4160749568:4294967295] auto[0] 138 1 T27 2 T138 2 T88 2
auto[4160749568:4294967295] auto[1] 74 1 T5 2 T93 2 T226 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%