Summary for Variable cp_intr
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
1 |
0 |
1 |
100.00 |
User Defined Bins for cp_intr
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
all_values[0] |
57776 |
1 |
|
|
T1 |
423 |
|
T2 |
58 |
|
T3 |
43 |
Summary for Variable cp_intr_en
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_intr_en
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
33426 |
1 |
|
|
T1 |
254 |
|
T2 |
17 |
|
T3 |
43 |
auto[1] |
24350 |
1 |
|
|
T1 |
169 |
|
T2 |
41 |
|
T13 |
33 |
Summary for Variable cp_intr_state
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for cp_intr_state
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
28555 |
1 |
|
|
T1 |
218 |
|
T2 |
40 |
|
T3 |
22 |
auto[1] |
29221 |
1 |
|
|
T1 |
205 |
|
T2 |
18 |
|
T3 |
21 |
Summary for Cross intr_cg_cc
Samples crossed: cp_intr cp_intr_en cp_intr_state
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for intr_cg_cc
Bins
cp_intr | cp_intr_en | cp_intr_state | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
all_values[0] |
auto[0] |
auto[0] |
16369 |
1 |
|
|
T1 |
130 |
|
T2 |
9 |
|
T3 |
22 |
all_values[0] |
auto[0] |
auto[1] |
17057 |
1 |
|
|
T1 |
124 |
|
T2 |
8 |
|
T3 |
21 |
all_values[0] |
auto[1] |
auto[0] |
12186 |
1 |
|
|
T1 |
88 |
|
T2 |
31 |
|
T13 |
17 |
all_values[0] |
auto[1] |
auto[1] |
12164 |
1 |
|
|
T1 |
81 |
|
T2 |
10 |
|
T13 |
16 |