Group : keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_keymgr_env_0.1/keymgr_env_cov.sv



Summary for Group keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 37 0 37 100.00


Variables for Group keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
reseed_interval_cp 37 0 37 100.00 100 1 1 0


Summary for Variable reseed_interval_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 37 0 37 100.00


User Defined Bins for reseed_interval_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
large_values[0] 1868 1 T1 2 T2 2 T3 1
large_values[1] 13 1 T62 1 T394 1 T22 1
large_values[2] 14 1 T139 1 T112 1 T222 1
large_values[3] 18 1 T17 1 T29 1 T93 1
large_values[4] 17 1 T256 1 T62 1 T141 2
large_values[5] 14 1 T141 1 T63 1 T395 1
large_values[6] 16 1 T111 1 T351 1 T277 1
large_values[7] 11 1 T49 1 T76 1 T63 1
large_values[8] 14 1 T396 1 T6 2 T397 1
large_values[9] 19 1 T32 1 T90 1 T209 1
large_values[10] 20 1 T29 1 T197 1 T49 1
large_values[11] 18 1 T13 1 T29 1 T111 1
large_values[12] 11 1 T205 1 T50 1 T76 1
large_values[13] 16 1 T216 1 T76 1 T141 1
large_values[14] 15 1 T207 1 T112 1 T50 1
large_values[15] 13 1 T398 1 T62 1 T321 1
large_values[16] 13 1 T6 2 T121 1 T399 1
large_values[17] 15 1 T196 1 T267 1 T6 1
large_values[18] 13 1 T15 1 T28 1 T316 1
large_values[19] 17 1 T6 1 T400 1 T25 1
large_values[20] 17 1 T86 1 T49 1 T230 1
large_values[21] 14 1 T206 1 T401 1 T50 1
large_values[22] 16 1 T29 1 T21 1 T76 1
large_values[23] 10 1 T14 1 T101 1 T252 1
large_values[24] 15 1 T220 1 T125 1 T6 1
large_values[25] 22 1 T59 1 T220 1 T76 1
large_values[26] 10 1 T209 1 T62 1 T362 1
large_values[27] 15 1 T6 1 T76 2 T141 1
large_values[28] 16 1 T48 1 T209 1 T268 1
large_values[29] 15 1 T114 1 T220 1 T50 1
large_values[30] 18 1 T111 1 T220 1 T278 1
large_values[31] 16 1 T40 1 T50 2 T402 1
small_values[0] 96 1 T47 1 T112 1 T403 1
small_values[1] 86 1 T39 1 T29 1 T55 1
small_values[2] 95 1 T19 1 T85 1 T45 1
small_values[3] 96 1 T29 1 T218 1 T404 1
small_values[4] 87 1 T3 1 T40 1 T210 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%