dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4224 1 T1 10 T3 2 T14 6
auto[1] 2057 1 T1 2 T3 4 T13 2



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 200 1 T1 2 T37 2 T38 2
auto[134217728:268435455] 200 1 T1 2 T46 2 T47 4
auto[268435456:402653183] 206 1 T3 2 T14 2 T37 2
auto[402653184:536870911] 236 1 T18 2 T49 2 T27 2
auto[536870912:671088639] 184 1 T46 2 T196 2 T81 2
auto[671088640:805306367] 216 1 T19 2 T50 2 T47 2
auto[805306368:939524095] 210 1 T19 2 T127 2 T46 2
auto[939524096:1073741823] 200 1 T38 2 T19 2 T47 4
auto[1073741824:1207959551] 190 1 T38 2 T19 2 T126 2
auto[1207959552:1342177279] 212 1 T197 2 T47 4 T196 2
auto[1342177280:1476395007] 198 1 T47 2 T36 2 T107 2
auto[1476395008:1610612735] 202 1 T3 2 T49 2 T197 2
auto[1610612736:1744830463] 200 1 T37 2 T46 2 T50 2
auto[1744830464:1879048191] 190 1 T14 2 T37 2 T36 2
auto[1879048192:2013265919] 204 1 T4 2 T47 2 T36 2
auto[2013265920:2147483647] 172 1 T18 2 T19 4 T46 2
auto[2147483648:2281701375] 200 1 T1 2 T127 2 T46 2
auto[2281701376:2415919103] 209 1 T1 2 T18 2 T34 2
auto[2415919104:2550136831] 198 1 T38 2 T49 2 T46 2
auto[2550136832:2684354559] 228 1 T18 4 T37 4 T19 2
auto[2684354560:2818572287] 194 1 T14 2 T18 4 T197 2
auto[2818572288:2952790015] 200 1 T3 2 T37 2 T127 2
auto[2952790016:3087007743] 190 1 T37 2 T38 2 T46 2
auto[3087007744:3221225471] 176 1 T14 2 T37 2 T46 2
auto[3221225472:3355443199] 172 1 T18 2 T38 2 T34 2
auto[3355443200:3489660927] 174 1 T18 2 T50 2 T47 2
auto[3489660928:3623878655] 184 1 T38 2 T231 2 T50 4
auto[3623878656:3758096383] 174 1 T4 2 T46 2 T50 2
auto[3758096384:3892314111] 172 1 T14 2 T18 4 T38 2
auto[3892314112:4026531839] 188 1 T1 2 T18 2 T19 2
auto[4026531840:4160749567] 212 1 T1 2 T4 2 T231 4
auto[4160749568:4294967295] 190 1 T13 2 T37 2 T34 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 142 1 T1 2 T38 2 T34 2
auto[0:134217727] auto[1] 58 1 T37 2 T19 2 T47 2
auto[134217728:268435455] auto[0] 132 1 T1 2 T46 2 T47 2
auto[134217728:268435455] auto[1] 68 1 T47 2 T48 2 T140 4
auto[268435456:402653183] auto[0] 148 1 T3 2 T14 2 T37 2
auto[268435456:402653183] auto[1] 58 1 T19 2 T141 2 T26 2
auto[402653184:536870911] auto[0] 134 1 T197 2 T50 2 T47 2
auto[402653184:536870911] auto[1] 102 1 T18 2 T49 2 T27 2
auto[536870912:671088639] auto[0] 122 1 T46 2 T196 2 T65 2
auto[536870912:671088639] auto[1] 62 1 T81 2 T108 2 T132 2
auto[671088640:805306367] auto[0] 154 1 T19 2 T47 2 T5 2
auto[671088640:805306367] auto[1] 62 1 T50 2 T6 2 T61 2
auto[805306368:939524095] auto[0] 128 1 T127 2 T46 2 T107 2
auto[805306368:939524095] auto[1] 82 1 T19 2 T47 2 T381 2
auto[939524096:1073741823] auto[0] 116 1 T38 2 T20 2 T53 2
auto[939524096:1073741823] auto[1] 84 1 T19 2 T47 4 T28 2
auto[1073741824:1207959551] auto[0] 134 1 T38 2 T19 2 T126 2
auto[1073741824:1207959551] auto[1] 56 1 T50 2 T200 2 T69 2
auto[1207959552:1342177279] auto[0] 156 1 T197 2 T196 2 T6 4
auto[1207959552:1342177279] auto[1] 56 1 T47 4 T140 2 T61 2
auto[1342177280:1476395007] auto[0] 136 1 T47 2 T107 2 T52 2
auto[1342177280:1476395007] auto[1] 62 1 T36 2 T5 2 T6 2
auto[1476395008:1610612735] auto[0] 136 1 T49 2 T197 2 T53 2
auto[1476395008:1610612735] auto[1] 66 1 T3 2 T20 2 T199 2
auto[1610612736:1744830463] auto[0] 132 1 T46 2 T50 2 T47 2
auto[1610612736:1744830463] auto[1] 68 1 T37 2 T47 2 T6 2
auto[1744830464:1879048191] auto[0] 132 1 T37 2 T36 2 T107 2
auto[1744830464:1879048191] auto[1] 58 1 T14 2 T51 2 T61 2
auto[1879048192:2013265919] auto[0] 146 1 T4 2 T36 2 T6 2
auto[1879048192:2013265919] auto[1] 58 1 T47 2 T5 2 T6 2
auto[2013265920:2147483647] auto[0] 120 1 T19 2 T46 2 T57 2
auto[2013265920:2147483647] auto[1] 52 1 T18 2 T19 2 T418 2
auto[2147483648:2281701375] auto[0] 144 1 T1 2 T27 2 T47 2
auto[2147483648:2281701375] auto[1] 56 1 T127 2 T46 2 T47 2
auto[2281701376:2415919103] auto[0] 148 1 T1 2 T34 2 T197 2
auto[2281701376:2415919103] auto[1] 61 1 T18 2 T199 2 T200 2
auto[2415919104:2550136831] auto[0] 146 1 T38 2 T49 2 T47 2
auto[2415919104:2550136831] auto[1] 52 1 T46 2 T61 2 T85 2
auto[2550136832:2684354559] auto[0] 148 1 T18 4 T37 4 T47 2
auto[2550136832:2684354559] auto[1] 80 1 T19 2 T46 2 T231 2
auto[2684354560:2818572287] auto[0] 138 1 T14 2 T18 4 T197 2
auto[2684354560:2818572287] auto[1] 56 1 T47 2 T6 2 T302 2
auto[2818572288:2952790015] auto[0] 116 1 T37 2 T127 2 T47 2
auto[2818572288:2952790015] auto[1] 84 1 T3 2 T48 2 T200 2
auto[2952790016:3087007743] auto[0] 126 1 T48 2 T107 2 T6 2
auto[2952790016:3087007743] auto[1] 64 1 T37 2 T38 2 T46 2
auto[3087007744:3221225471] auto[0] 100 1 T37 2 T47 2 T107 2
auto[3087007744:3221225471] auto[1] 76 1 T14 2 T46 2 T140 2
auto[3221225472:3355443199] auto[0] 112 1 T38 2 T50 2 T47 2
auto[3221225472:3355443199] auto[1] 60 1 T18 2 T34 2 T19 2
auto[3355443200:3489660927] auto[0] 110 1 T18 2 T50 2 T52 2
auto[3355443200:3489660927] auto[1] 64 1 T47 2 T68 2 T56 4
auto[3489660928:3623878655] auto[0] 124 1 T38 2 T231 2 T50 2
auto[3489660928:3623878655] auto[1] 60 1 T50 2 T107 2 T20 2
auto[3623878656:3758096383] auto[0] 110 1 T47 2 T107 2 T6 2
auto[3623878656:3758096383] auto[1] 64 1 T4 2 T46 2 T50 2
auto[3758096384:3892314111] auto[0] 124 1 T14 2 T18 2 T38 2
auto[3758096384:3892314111] auto[1] 48 1 T18 2 T40 2 T78 2
auto[3892314112:4026531839] auto[0] 126 1 T1 2 T18 2 T50 2
auto[3892314112:4026531839] auto[1] 62 1 T19 2 T61 2 T227 2
auto[4026531840:4160749567] auto[0] 134 1 T4 2 T231 2 T196 2
auto[4026531840:4160749567] auto[1] 78 1 T1 2 T231 2 T61 4
auto[4160749568:4294967295] auto[0] 150 1 T37 2 T34 2 T46 2
auto[4160749568:4294967295] auto[1] 40 1 T13 2 T50 2 T47 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%