dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4788 1 T1 8 T4 12 T14 10
auto[1] 2136 1 T1 6 T4 2 T14 4



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 200 1 T14 2 T15 2 T18 2
auto[134217728:268435455] 244 1 T47 4 T6 2 T45 4
auto[268435456:402653183] 238 1 T27 2 T124 2 T7 2
auto[402653184:536870911] 192 1 T105 6 T27 2 T6 4
auto[536870912:671088639] 204 1 T14 2 T105 2 T6 8
auto[671088640:805306367] 214 1 T17 2 T6 4 T51 2
auto[805306368:939524095] 210 1 T4 2 T6 4 T124 2
auto[939524096:1073741823] 224 1 T4 2 T17 2 T19 2
auto[1073741824:1207959551] 192 1 T35 2 T105 4 T224 2
auto[1207959552:1342177279] 198 1 T1 2 T6 4 T219 2
auto[1342177280:1476395007] 202 1 T90 2 T88 2 T177 2
auto[1476395008:1610612735] 248 1 T1 2 T4 2 T18 2
auto[1610612736:1744830463] 218 1 T1 2 T14 2 T105 2
auto[1744830464:1879048191] 228 1 T18 2 T27 2 T6 4
auto[1879048192:2013265919] 228 1 T4 2 T105 4 T109 2
auto[2013265920:2147483647] 202 1 T17 2 T19 2 T6 4
auto[2147483648:2281701375] 260 1 T105 2 T90 2 T20 2
auto[2281701376:2415919103] 242 1 T4 2 T14 2 T86 2
auto[2415919104:2550136831] 186 1 T109 2 T6 4 T124 2
auto[2550136832:2684354559] 248 1 T1 2 T105 2 T45 4
auto[2684354560:2818572287] 192 1 T17 2 T109 2 T44 4
auto[2818572288:2952790015] 216 1 T15 2 T17 2 T6 2
auto[2952790016:3087007743] 222 1 T1 2 T4 2 T47 2
auto[3087007744:3221225471] 202 1 T19 2 T6 2 T51 2
auto[3221225472:3355443199] 198 1 T15 2 T86 2 T6 6
auto[3355443200:3489660927] 248 1 T1 2 T86 2 T105 2
auto[3489660928:3623878655] 210 1 T18 4 T124 2 T45 6
auto[3623878656:3758096383] 234 1 T105 2 T44 2 T6 4
auto[3758096384:3892314111] 202 1 T14 2 T6 2 T53 2
auto[3892314112:4026531839] 194 1 T14 2 T18 4 T90 2
auto[4026531840:4160749567] 226 1 T1 2 T4 2 T88 2
auto[4160749568:4294967295] 202 1 T14 2 T18 2 T19 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 150 1 T14 2 T18 2 T20 2
auto[0:134217727] auto[1] 50 1 T15 2 T7 2 T45 2
auto[134217728:268435455] auto[0] 184 1 T47 2 T6 2 T45 2
auto[134217728:268435455] auto[1] 60 1 T47 2 T45 2 T62 4
auto[268435456:402653183] auto[0] 172 1 T27 2 T7 2 T52 2
auto[268435456:402653183] auto[1] 66 1 T124 2 T106 2 T214 2
auto[402653184:536870911] auto[0] 138 1 T105 4 T27 2 T6 4
auto[402653184:536870911] auto[1] 54 1 T105 2 T124 2 T57 2
auto[536870912:671088639] auto[0] 152 1 T105 2 T6 6 T52 2
auto[536870912:671088639] auto[1] 52 1 T14 2 T6 2 T180 2
auto[671088640:805306367] auto[0] 146 1 T17 2 T6 4 T51 2
auto[671088640:805306367] auto[1] 68 1 T24 4 T183 2 T382 2
auto[805306368:939524095] auto[0] 144 1 T6 4 T124 2 T7 2
auto[805306368:939524095] auto[1] 66 1 T4 2 T30 2 T127 2
auto[939524096:1073741823] auto[0] 154 1 T4 2 T105 2 T109 2
auto[939524096:1073741823] auto[1] 70 1 T17 2 T19 2 T45 2
auto[1073741824:1207959551] auto[0] 140 1 T105 4 T52 2 T45 2
auto[1073741824:1207959551] auto[1] 52 1 T35 2 T224 2 T178 2
auto[1207959552:1342177279] auto[0] 140 1 T1 2 T6 4 T260 2
auto[1207959552:1342177279] auto[1] 58 1 T219 2 T64 2 T214 2
auto[1342177280:1476395007] auto[0] 110 1 T88 2 T177 2 T6 2
auto[1342177280:1476395007] auto[1] 92 1 T90 2 T6 2 T222 2
auto[1476395008:1610612735] auto[0] 168 1 T4 2 T105 2 T44 2
auto[1476395008:1610612735] auto[1] 80 1 T1 2 T18 2 T35 4
auto[1610612736:1744830463] auto[0] 142 1 T1 2 T14 2 T105 2
auto[1610612736:1744830463] auto[1] 76 1 T124 2 T63 2 T61 2
auto[1744830464:1879048191] auto[0] 160 1 T18 2 T27 2 T6 4
auto[1744830464:1879048191] auto[1] 68 1 T62 2 T214 2 T46 2
auto[1879048192:2013265919] auto[0] 148 1 T4 2 T105 2 T109 2
auto[1879048192:2013265919] auto[1] 80 1 T105 2 T214 4 T46 2
auto[2013265920:2147483647] auto[0] 136 1 T17 2 T6 4 T53 2
auto[2013265920:2147483647] auto[1] 66 1 T19 2 T7 2 T57 2
auto[2147483648:2281701375] auto[0] 174 1 T105 2 T6 2 T224 2
auto[2147483648:2281701375] auto[1] 86 1 T90 2 T20 2 T7 2
auto[2281701376:2415919103] auto[0] 158 1 T4 2 T86 2 T177 2
auto[2281701376:2415919103] auto[1] 84 1 T14 2 T6 2 T52 2
auto[2415919104:2550136831] auto[0] 126 1 T109 2 T6 4 T124 2
auto[2415919104:2550136831] auto[1] 60 1 T214 4 T46 4 T29 2
auto[2550136832:2684354559] auto[0] 178 1 T1 2 T45 2 T345 2
auto[2550136832:2684354559] auto[1] 70 1 T105 2 T45 2 T57 2
auto[2684354560:2818572287] auto[0] 132 1 T17 2 T109 2 T6 2
auto[2684354560:2818572287] auto[1] 60 1 T44 4 T6 2 T63 2
auto[2818572288:2952790015] auto[0] 146 1 T6 2 T7 2 T45 4
auto[2818572288:2952790015] auto[1] 70 1 T15 2 T17 2 T54 2
auto[2952790016:3087007743] auto[0] 172 1 T1 2 T4 2 T47 2
auto[2952790016:3087007743] auto[1] 50 1 T61 2 T384 2 T247 2
auto[3087007744:3221225471] auto[0] 136 1 T6 2 T51 2 T224 2
auto[3087007744:3221225471] auto[1] 66 1 T19 2 T7 2 T66 2
auto[3221225472:3355443199] auto[0] 144 1 T86 2 T6 4 T178 2
auto[3221225472:3355443199] auto[1] 54 1 T15 2 T6 2 T7 2
auto[3355443200:3489660927] auto[0] 168 1 T5 2 T6 6 T224 2
auto[3355443200:3489660927] auto[1] 80 1 T1 2 T86 2 T105 2
auto[3489660928:3623878655] auto[0] 150 1 T18 2 T124 2 T45 2
auto[3489660928:3623878655] auto[1] 60 1 T18 2 T45 4 T219 2
auto[3623878656:3758096383] auto[0] 166 1 T105 2 T6 4 T7 2
auto[3623878656:3758096383] auto[1] 68 1 T44 2 T7 4 T179 2
auto[3758096384:3892314111] auto[0] 140 1 T14 2 T53 2 T124 2
auto[3758096384:3892314111] auto[1] 62 1 T6 2 T7 2 T219 2
auto[3892314112:4026531839] auto[0] 144 1 T14 2 T18 4 T177 2
auto[3892314112:4026531839] auto[1] 50 1 T90 2 T249 2 T126 2
auto[4026531840:4160749567] auto[0] 138 1 T4 2 T88 2 T47 2
auto[4026531840:4160749567] auto[1] 88 1 T1 2 T51 2 T52 2
auto[4160749568:4294967295] auto[0] 132 1 T14 2 T18 2 T105 4
auto[4160749568:4294967295] auto[1] 70 1 T19 2 T109 2 T90 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%