dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4294 1 T1 4 T4 4 T15 12
auto[1] 2066 1 T1 2 T4 4 T15 2



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 188 1 T4 2 T30 2 T42 4
auto[134217728:268435455] 176 1 T15 6 T34 2 T47 2
auto[268435456:402653183] 230 1 T43 2 T44 2 T46 4
auto[402653184:536870911] 214 1 T15 2 T19 2 T30 2
auto[536870912:671088639] 198 1 T1 2 T18 2 T35 2
auto[671088640:805306367] 226 1 T16 2 T43 2 T189 4
auto[805306368:939524095] 174 1 T1 2 T18 2 T43 2
auto[939524096:1073741823] 172 1 T18 2 T26 2 T135 2
auto[1073741824:1207959551] 190 1 T16 2 T18 6 T43 2
auto[1207959552:1342177279] 176 1 T4 2 T35 2 T43 2
auto[1342177280:1476395007] 178 1 T44 2 T27 2 T45 2
auto[1476395008:1610612735] 202 1 T4 2 T127 2 T36 2
auto[1610612736:1744830463] 220 1 T34 2 T35 2 T42 2
auto[1744830464:1879048191] 180 1 T42 2 T44 2 T45 2
auto[1879048192:2013265919] 186 1 T128 2 T27 2 T46 2
auto[2013265920:2147483647] 198 1 T26 2 T46 4 T77 2
auto[2147483648:2281701375] 210 1 T4 2 T18 2 T19 2
auto[2281701376:2415919103] 232 1 T42 2 T44 2 T128 2
auto[2415919104:2550136831] 200 1 T15 2 T43 4 T44 2
auto[2550136832:2684354559] 162 1 T134 2 T44 2 T113 2
auto[2684354560:2818572287] 206 1 T15 2 T18 2 T19 2
auto[2818572288:2952790015] 240 1 T16 2 T43 4 T44 4
auto[2952790016:3087007743] 202 1 T16 2 T35 2 T43 2
auto[3087007744:3221225471] 174 1 T35 2 T43 2 T44 2
auto[3221225472:3355443199] 208 1 T43 2 T42 2 T44 2
auto[3355443200:3489660927] 170 1 T1 2 T43 6 T189 2
auto[3489660928:3623878655] 236 1 T15 2 T19 2 T189 2
auto[3623878656:3758096383] 182 1 T18 2 T35 2 T43 4
auto[3758096384:3892314111] 182 1 T47 2 T42 2 T113 2
auto[3892314112:4026531839] 206 1 T189 2 T42 2 T128 2
auto[4026531840:4160749567] 226 1 T44 2 T87 2 T46 2
auto[4160749568:4294967295] 216 1 T16 2 T43 2 T189 4



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 140 1 T30 2 T42 4 T44 2
auto[0:134217727] auto[1] 48 1 T4 2 T60 2 T264 2
auto[134217728:268435455] auto[0] 128 1 T15 6 T34 2 T189 2
auto[134217728:268435455] auto[1] 48 1 T47 2 T44 2 T20 2
auto[268435456:402653183] auto[0] 166 1 T43 2 T44 2 T46 2
auto[268435456:402653183] auto[1] 64 1 T46 2 T144 2 T53 2
auto[402653184:536870911] auto[0] 148 1 T15 2 T19 2 T30 2
auto[402653184:536870911] auto[1] 66 1 T57 2 T60 2 T227 2
auto[536870912:671088639] auto[0] 144 1 T1 2 T134 2 T46 4
auto[536870912:671088639] auto[1] 54 1 T18 2 T35 2 T48 2
auto[671088640:805306367] auto[0] 150 1 T189 4 T44 2 T113 4
auto[671088640:805306367] auto[1] 76 1 T16 2 T43 2 T46 2
auto[805306368:939524095] auto[0] 116 1 T1 2 T18 2 T43 2
auto[805306368:939524095] auto[1] 58 1 T58 2 T60 2 T6 4
auto[939524096:1073741823] auto[0] 98 1 T135 2 T52 2 T81 2
auto[939524096:1073741823] auto[1] 74 1 T18 2 T26 2 T46 2
auto[1073741824:1207959551] auto[0] 134 1 T16 2 T18 4 T52 2
auto[1073741824:1207959551] auto[1] 56 1 T18 2 T43 2 T233 2
auto[1207959552:1342177279] auto[0] 110 1 T4 2 T43 2 T46 2
auto[1207959552:1342177279] auto[1] 66 1 T35 2 T42 2 T77 2
auto[1342177280:1476395007] auto[0] 128 1 T44 2 T45 2 T58 2
auto[1342177280:1476395007] auto[1] 50 1 T27 2 T70 2 T264 2
auto[1476395008:1610612735] auto[0] 134 1 T127 2 T27 2 T45 2
auto[1476395008:1610612735] auto[1] 68 1 T4 2 T36 2 T48 2
auto[1610612736:1744830463] auto[0] 152 1 T34 2 T35 2 T42 2
auto[1610612736:1744830463] auto[1] 68 1 T87 2 T46 2 T144 4
auto[1744830464:1879048191] auto[0] 136 1 T42 2 T44 2 T45 2
auto[1744830464:1879048191] auto[1] 44 1 T46 2 T79 2 T82 2
auto[1879048192:2013265919] auto[0] 128 1 T128 2 T27 2 T266 2
auto[1879048192:2013265919] auto[1] 58 1 T46 2 T56 2 T51 2
auto[2013265920:2147483647] auto[0] 144 1 T46 4 T77 2 T79 2
auto[2013265920:2147483647] auto[1] 54 1 T26 2 T60 2 T39 2
auto[2147483648:2281701375] auto[0] 140 1 T4 2 T19 2 T43 2
auto[2147483648:2281701375] auto[1] 70 1 T18 2 T45 2 T53 2
auto[2281701376:2415919103] auto[0] 154 1 T42 2 T128 2 T135 2
auto[2281701376:2415919103] auto[1] 78 1 T44 2 T36 2 T233 2
auto[2415919104:2550136831] auto[0] 148 1 T15 2 T43 4 T44 2
auto[2415919104:2550136831] auto[1] 52 1 T233 2 T60 2 T6 2
auto[2550136832:2684354559] auto[0] 108 1 T134 2 T113 2 T86 2
auto[2550136832:2684354559] auto[1] 54 1 T44 2 T233 2 T60 2
auto[2684354560:2818572287] auto[0] 116 1 T19 2 T35 2 T44 2
auto[2684354560:2818572287] auto[1] 90 1 T15 2 T18 2 T35 2
auto[2818572288:2952790015] auto[0] 138 1 T43 2 T44 2 T46 2
auto[2818572288:2952790015] auto[1] 102 1 T16 2 T43 2 T44 2
auto[2952790016:3087007743] auto[0] 122 1 T16 2 T43 2 T44 2
auto[2952790016:3087007743] auto[1] 80 1 T35 2 T87 2 T233 2
auto[3087007744:3221225471] auto[0] 110 1 T43 2 T44 2 T82 2
auto[3087007744:3221225471] auto[1] 64 1 T35 2 T60 2 T62 2
auto[3221225472:3355443199] auto[0] 136 1 T43 2 T44 2 T135 2
auto[3221225472:3355443199] auto[1] 72 1 T42 2 T86 2 T51 2
auto[3355443200:3489660927] auto[0] 114 1 T43 4 T189 2 T42 2
auto[3355443200:3489660927] auto[1] 56 1 T1 2 T43 2 T60 2
auto[3489660928:3623878655] auto[0] 156 1 T15 2 T189 2 T44 2
auto[3489660928:3623878655] auto[1] 80 1 T19 2 T44 2 T55 2
auto[3623878656:3758096383] auto[0] 114 1 T18 2 T43 4 T44 2
auto[3623878656:3758096383] auto[1] 68 1 T35 2 T66 2 T60 2
auto[3758096384:3892314111] auto[0] 124 1 T42 2 T113 2 T135 2
auto[3758096384:3892314111] auto[1] 58 1 T47 2 T86 2 T234 2
auto[3892314112:4026531839] auto[0] 132 1 T189 2 T42 2 T128 2
auto[3892314112:4026531839] auto[1] 74 1 T233 2 T248 2 T69 2
auto[4026531840:4160749567] auto[0] 150 1 T44 2 T87 2 T243 2
auto[4026531840:4160749567] auto[1] 76 1 T46 2 T88 2 T6 2
auto[4160749568:4294967295] auto[0] 176 1 T16 2 T43 2 T189 4
auto[4160749568:4294967295] auto[1] 40 1 T239 2 T67 2 T24 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%